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Advances in semi-conductor technology have led to the reduction in size and power consumption 
of microelectronic circuits.   
With the miniaturization and increased efficiency of these circuits there are more 
potential applications for wireless sensor networks and portable electronic equipment. These 
applications include structural integrity and environment monitoring such as aircraft wing health 
monitoring and forest fire and natural disaster detection. Biomedical devices have also benefited 
from the improved size and performance of microelectronics. 
This thesis studies power management techniques to enable efficient energy scavenging 
at micropower input power levels from a number of power sources. These sources range from 
temperature gradients, radio frequency (RF) radiation, solar power, and mechanical vibrations. 
The scavenged energy is used to improve the performance and distribution of wireless sensors 
and devices by supplementing or potentially replacing the local power supply of the sensor or 
device. 
The major focus of this thesis is to combine source characterization, power management 
theory, detailed power loss analysis, and ultra-low power circuit design to maximize the 
extraction of energy from source and deliver it to the wireless sensor or device. The resistor 
emulation techniques from power factor correction (PFC) are leveraged to load an RF rectifying 
antenna (rectenna) such that maximum power point tracking (MPPT) of the rectenna is achieved 
naturally. An application specific integrated circuit (ASIC) is developed to implement this 
 iv
technique after experimental verification with commercially available discrete circuitry. 
Experimental results show efficient energy scavenging at power levels below 2 µW.  In addition 
to resistor emulation, synchronous electric charge extraction (SECE) for energy scavenging from 
piezoelectric generators is also investigated. The presented techniques allow for the scavenging 
of usable power for sensors at power levels significantly lower than previous research. 
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Chapter 1 
Introduction 
Advances in semiconductor technology have led to the reduction in size and power consumption 
of microelectronic circuits. 
With the miniaturization and increased efficiency of these circuits there are more 
potential applications for wireless sensor networks and portable electronic equipment. These 
applications include structural integrity and environment monitoring such as aircraft wing health 
monitoring and forest fire and natural disaster detection. Biomedical devices have also benefited 
from the improved size and performance of microelectronics. 
A limiting factor for the distribution and performance of these wireless sensor networks 
and devices is their power consumption.  The local power supply, typically a battery, requires 
maintenance and replacement.  Improvements in battery technology have allowed for higher 
energy storage densities and lower leakage to prolong battery lifetimes.  In addition to this, the 
trend in low power wireless sensors that operate primarily in a deep sleep mode and periodically 
sample and transmit data at a low duty cycle is towards power consumption of a few microwatts 
or less [1]-[15] further improving sensor lifetimes and maintenance periods. Even with the 
improved battery technology and the lower power consumption of the wireless sensors and 
devices, the energy supply is not infinite. Also, if more power is available to the sensor, it could 
operate at higher duty cycles to provide more information in addition to further extending the 
device lifetime. Therefore, there is significant interest in technologies and methods that increase 
the available power for the sensor to use. 
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One approach is to extract energy from a variety of power sources external to the sensor 
and device that are either available in the ambient or designed environment. These can range 
from well known sources such as solar power and mechanical vibrations to temperature gradients 
and radio-frequency (RF) radiation. This process of extracting energy from the environment to 
supplement power to the wireless sensor is known as energy harvesting. 
The difficulty of energy harvesting is that the available power for miniature devices is 
often very low with variable source output power and impedance.  This could be due to changes 
in the environment and mobility of the receiving device. Efficient power management circuits 
can be used to provide a buffer between the harvesting device and the electronic applications. A 
primary challenge for power management is in maintaining maximum output power from the 
source over a wide range of operating conditions. 
 Many techniques are well known for maximum power point tracking (MPPT) and are 
commonly used in high power photovoltaic and wind power systems [15]-[27].   A common 
technique is the perturbation and observation method (P&O). Although the P&O method is 
among the simplest of the MPPT techniques, it still requires continuous operation of analog and 
digital hardware to perform calculation of the power level and track the maximum power point 
(MPP). 
 However, at the low power levels available in energy harvesting systems, very little 
control overhead is allowable despite a requirement to track the MPP at the rate of anticipated 
environmental and mobility-related changes in order to harvest appropriate power for device 
operation. In such low power applications, sources are often connected directly to a battery with 
shunt and series protection. This approach requires the power source to output a sufficiently high 
voltage and only results in near peak power operation over a narrow range of input power levels 
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[28]. Traditional output voltage or charge controllers neglect the characteristics of the power 
source and likely force operation well below the MPP due to the negative input resistance of a 
voltage regulator. 
 Energy harvesting has become an increasing researched field in recent years. Most of this 
research has been focused on available power levels above multiple milliwatts, but these 
techniques and methodologies cannot operate efficiently at sub-100 µW power levels.  This 
thesis presents power management techniques for energy scavenging as opposed to energy 
harvesting. These energy scavenging systems are designed specifically for ultra-low power 
conversion that may require low duty-cycle operation similar to the sensors they power. The goal 
is to efficiently extract energy from the sensor or device environment at system input power 
levels less than 100 µW. The focus is on lowering the floor of minimum input power level as far 
as possible as sensor power consumption falls below 1 µW. 
 Chapter 2 provides background information for the energy scavenging system. This 
includes a review of energy storage elements, wireless power sources, and basic power 
management circuitry. Current energy scavenging techniques are also discussed this chapter. 
 In Chapter 3, energy scavenging for RF rectifying antennas (rectenna) is presented.  The 
technique discussed in detail is the operation of a switch-mode power supply such that it presents 
an optimal positive load impedance to the RF rectenna. This technique is known as resistor 
emulation and can be achieved with multiple converter topologies and simple control circuitry. 
Experimental results using resistor emulation and circuitry designed from commercially 
available discrete components are given. 
 The resistor emulation method presented in Chapter 3 is implemented by an application 
specific integrated circuit (ASIC) in Chapter 4. The details of the energy scavenger integrated 
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circuit (IC) components are provided. The IC is fabricated and the design is tested with an RF 
rectenna to confirm improved energy scavenging efficiency at power levels under 10 µW. 
 Chapter 5 discusses the use of the resistor emulation technique with additional wireless 
power sources such as wind, temperature gradients, solar power, and vibration energy. 
 Chapter 6 investigates a specific method for energy scavenging from piezoelectric 
generators that generate electric energy from mechanical vibrations. This method, called 
synchronous electric charge extraction (SECE), is presented in detail, including thorough power 
loss analysis for a flyback converter topology based implementation. 
 In Chapter 7, a summary of the contributions of this work and potential future research 
directions are given. 
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Chapter 2 
Background 
As wireless sensors and devices become more pervasive and are distributed in more remote and 
hazardous environments, the need to effectively and conveniently provide power to them 
becomes apparent.  There is increased interest in energy scavenging at the sensor node from local 
ambient sources or where pre-defined environments can improve the functionality of wireless 
sensors and devices by allowing them to operate with low maintenance for extended periods of 
time. 
 In this chapter, the separate blocks of the energy scavenging system shown in Fig. 2.1 are 
discussed.  The sensor load in this system can be a part of a wireless sensor network (WSN). A 
WSN is defined as a distributed network of autonomous wireless devices that monitor 
 
 
Figure 2.1: Energy scavenging system overview. Energy is received from various wireless power sources from the 
ambient or pre-defined environment.  Power management circuitry then processes the power to the energy storage 
element. The wireless sensor or device is then powered from the energy storage. 
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environmental conditions and then transmits this information to a central node or other sensor 
nodes.  Initial interest in WSNs stemmed primarily from military applications, but they are now 
prevalent in many civilian and scientific arenas [1]-[3]. 
 WSNs can monitor any number of environmental parameters including, but not limited 
to:  position, structural integrity, fluid flow, biological condition, chemical composition, and user 
commands.  Practical applications have been presented with tire pressure sensors [4], water 
treatment and distribution [5]-[6], and aircraft wing integrity [7]. 
 In addition to sensors in distributed networks, energy scavenging can also be applied to 
solitary wireless devices in low access areas or hazardous environments.  There is potential for 
energy scavenging applications in the field of biomedical engineering.  If the lifetime of an 
implanted sensor or device can be extended significantly or indefinitely, the resulting reduction 
in the frequency of replacement surgery and associated costs and risks is of great benefit.  A 
potential wireless energy scavenging system to extend the life of an implanted hearing aid has 
been explored [11].  Also, a medical sensor platform consisting of a three-axis accelerometer, a 
temperature sensor, and a galvanic skin resistance sensor has been shown to consume 
approximately 5 µW of power whilst transmitting the data once a second [14]. 
 Regardless of the sensor or device application, whether positioned in a network or 
solitary, the major limiting factor in the product’s effectiveness and performance remains its 
power requirement.  Although the average power consumption of the sensor is the main power 
consideration, any data transmission from the sensor typically consumes a large pulse of current 
over a short period of time.  Thus, a local power source must be able to supply that instantaneous 
power.  The next section discusses available energy storage elements that can provide a sensor or 
device with the required power, both average and instantaneous, for operation.  In Section 2.2 the 
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various wireless power sources for energy scavenging are reviewed. A review of power 
processing and power management is presented in Section 2.3 followed by a discussion of 
current energy scavenging techniques, including commercially available products in Section 2.4. 
2.1 Energy Storage 
In this section, energy storage technologies are discussed that provide immediate power to the 
wireless sensor or device.  For the majority of these devices, the energy storage element is a 
battery.  Even in the cases where there is enough ambient energy that can be scavenged to fully 
power the device, a local energy storage element still exists and is sometimes a simple ceramic 
capacitor or ultra-capacitor. 
2.1.1 Batteries 
Batteries are classified by their electrochemistry and are either defined as primary or secondary 
cells (single-use or rechargeable).  Primary cells are typically inexpensive and have higher 
energy density in comparison to secondary cells.  However, the downside of primary cells is that 
they have a finite lifetime.  The main specifications for primary cells are nominal battery voltage, 
capacity, and physical size and form.  For example, the Panasonic BR2325 poly-
carbonmonoflouride lithum battery has a nominal voltage, Vnominal = 3 V, capacity = 165 mAh, 
volume = 1.04 cm3, and weight = 3.2 g [29] for an energy density of 1713 J/cm3. Secondary or 
rechargeable cells have a relatively smaller energy density, are the focus of the remainder of this 
section as they can be used in conjunction with energy scavenging techniques to greatly increase 
their total lifetime and surpass that of a similar sized primary cell. 
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 Secondary cell electrochemistries have many more important specifications in addition to 
physical size and form, nominal battery voltage, and capacity that dictate their selection for 
wireless sensors and devices.  Most of these specifications are related to the charge and discharge 
profiles of the secondary cell and any associated safety and battery health monitoring 
requirements.  An important battery characteristic for low-power wireless sensors and devices is 
the self-discharge or leakage rate of the battery.   
 Lithium-ion batteries are very popular secondary batteries in portable consumer 
electronics due to their relatively high mass and volumetric energy densities.  They have a 
typical self-discharge rate of 1 % - 5 % per month.  This electrochemistry has the advantage of a 
very flat discharge voltage profile, low leakage rate, high nominal voltage, and no memory 
effect.  However, a drawback of lithium-ion batteries is their fragility and the requirement for 
careful monitoring of their state of charge to ensure product safety.  A sample small form 
lithium-ion battery (Panasonic CGA523436B) has the following characteristics: Vnominal = 3.7 V, 
capacity = 760 mAh, maximum discharge current = 500 mA, volume = 64.26 cm3, and 
weight = 14.5 g [30] for an energy density of 157.5 J/cm3.   This secondary battery is somewhat 
large and may be undesirable for miniature wireless sensor nodes.  Additional electrochemistries 
exist that combine other metals with lithium, such as lithium vandium pentaoxide, that allow for 
rechargeable coin shaped batteries [31] that are smaller and have self-discharge rates of 2 % -
 5 % a year and have a nominal voltage of Vnominal = 3 V.  
 A more recent development in battery technology is the advent of thin-film rechargeable 
lithium batteries [30] that have become commercially available [33].  These batteries are solid 
state elements that can be manufactured in any shape or size.  Due to their solid state nature, they 
are generally safer than traditional battery electrochemistries and require less maintenance.  An 
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early prototype was used in an energy scavenging system [34]-[35] with the following 
specifications:  Vnominal = 4.15 V, capacity = 0.7 mAh, thickness = 160 µm, maximum discharge 
current = 50 mA, and a self-discharge rate of less than 5 % per year. The energy density of this 
battery is approximately 100 J/cm3. 
 Sensor nodes in WSNs and other wireless devices typically transmit information on their 
environmental conditions periodically or on-demand to either a central node or to another 
wireless sensor.  This radio transmission often requires a large pulse of instantaneous power that 
most battery technologies have trouble providing.  Therefore, a large capacitor is placed in 
parallel with the battery to provide the necessary current. 
2.1.2 Ultra-capacitors 
Unlike batteries, ultra-capacitors do not have specific charge and discharge requirements and 
theoretically have infinite charge cycles.  This makes them an attractive energy storage solution 
for low-power wireless sensors as they do not require any additional state-of-charge monitoring 
circuitry.  However, a drawback to ultra-capacitors is the very that their energy density can be 
over two magnitudes less than that of batteries [36]-[39]. Additional drawbacks include self-
discharge rates of over 5 % per day and significant voltage variation with state of charge.  The 
linear discharge of the ultra-capacitor voltage reduces the usability of the energy stored in the 
capacitor as the sensor electronics using this output voltage may no longer operate when it is 
halved. 
 Therefore, ultra-capacitors are ideally suited for energy harvesting applications where 
there is frequent and plentiful ambient energy or as a supplement to electrochemical batteries. 
Ultra-capacitors have maximum voltages of 2.7 V [36] making them incompatible to be used in 
 10
parallel with some battery chemistries.  However, ultra-capacitors can be placed in series in order 
to increase this voltage rating with the downside of reduced capacitance. A commercially 
available small from ultra-capacitor has the following specifications:  Vrated = 4.5 V, 
Capacitance = 15 mF, thickness = 2.1 mm, weight = 1.5 g, and maximum leakage current = 5 µA 
[39]. This part would greatly increase the current sourcing capability of a thin film lithium 
battery when placed in parallel with it. The advantages and disadvantages of each of the energy 
storage technologies discussed in this section are summarized in Table 2.1 [29]-[33], [36]-[39]. 
2.2 Wireless Power Sources 
There are many wireless power sources that can supply enough energy to significantly improve 
the performance of various wireless sensors and devices.  Each source can generate usable 
electrical energy from either ambient conditions or in some cases, pre-defined environmental 
conditions. The selection of wireless power source depends greatly on the sensor environment. 
Energy storage 
type 
Vnominal 
(V) 
Energy Density 
(J/cm3) 
Leakage 
(%) Comments 
Primary Cell 
Battery 1.4 - 4 1200 - 3780 
1 – 2 
/ year 
High energy density and low leakage. 
Not rechargeable. 
Secondary Cell 
Battery 1.4 - 4 100 - 1000 
2 – 5 / 
year 
Rechargeable, relatively high energy 
density and low leakage. 
Requires charge monitoring and protection. 
Low instantaneous current capability. 
Ultra-Capacitor 0 – 2.7 0.1 - 10 5 / day 
Theoretically infinite charge cycles. 
Low maintenance charge / discharge. 
Low energy density and high leakage. 
Difficulty using full energy storage capacity 
due to voltage variation. 
 
Table 2.1: Comparison of energy storage elements. 
 2.2.1 Piezoelectric 
Piezoelectric energy scavenging relies on the conversion of mechanical strain or vibrations to 
electrical energy (piezoelectric effect).  The source of these vibrations can range from human 
motion [11]-[13] to physical disturbances in a car tire and these vibrations can be 
frequency.  For example, it has been shown that 9 µW of power can be generated from normal 
human walking [11].  This is almost twice the power required for the sensor platform in [14].
 There are a number of commercially available piezoelectric materials and technologies 
[40]-[42] that can be shaped based on space considerations and the direction of motion (mode of 
operation). Three piezoelectric cantilever types are shown in Fig.
(a) 
(b) 
(c) 
Figure 2.2: (a) PZT piezoelectric cantilevers from piezo.com. (b) MFC piezoelectric cantilever from Smart 
Materials Inc. (c) PVDF cantilever from Measurement Specialties. [40]
11
 2.2.  Cantilevers made using 
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two layers of lead zirconate titanate (PZT) on either side of a shim are shown in Fig. 2.2(a). The 
shim is required for support because of the fragility of the ceramic PZT material [40]. This 
design is known as a biomorph. Other piezoelectric cantilevers can be made of more flexible 
materials such as macro-fiber composites (MFC) and polyvinlydine fluoride (PVDF) as is shown 
in Fig. 2.2(b) and Fig. 2.2(c) respectively.  The drawback to this flexibility is a reduced 
piezoelectric coupling coefficient. 
 The design of the piezoelectric device, including the selection of the piezoelectric 
material, mode of operation, and shape, is done considering the area constraints of the energy 
scavenging system and the environmental conditions such as the vibration frequencies present. 
For instance, in [13], the piezoelectric generator is designed using PVDF material for its 
flexibility and voltage generation for lower frequency motion.  
 Table 2.2 summarizes the different piezoelectric properties of each material or composite 
type [13], [43], [44]. The first three columns are properties of the piezoelectric material whilst 
the fourth is primarily based on the design of the cantilever. Young’s modulus is an indicator of 
stiffness, with the smaller value indicating increased flexibility.  Note that although PVDF based 
Piezoelectric 
Device 
Young’s Modulus 
(GPa) 
Maximum 
Temperature 
(oC) 
Parasitic  
Capacitance / Area 
(nF/cm2) 
Resonant 
Frequency (Hz) 
D220-A4-303XE 
 (PZT) 62 230 16.12 25 
M8507-P2 
(MFC) 16 180 3.12 94 
LDT0-028K/L 
(PVDF) 2 - 4 80 0.15 180 
 
Table 2.2: Comparison of piezoelectric cantilevers of different materials [40]-[44]. 
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piezoelectric devices may not be desirable for high temperature sensor environments. 
 Piezoelectric generators are a heavily researched area and are typically modeled as a 
mass spring system where maximum power is delivered at resonance [45]. There are various 
rectification techniques to extract DC power from the generated AC signal [4], [46]-[60], some 
of which are discussed later in this chapter and more are covered in Chapter 6. 
 
2.2.2 Radio Frequency 
This section focuses on radio frequency (RF) wireless power sources that operate in the far field 
of an RF transmitting source with low incident power densities, SRF, defined with the 
unit: µW/cm2.  RF power sources also exist that operate in the near-field and with close range, 
high density, directed power transmission, but these are not discussed in detail here as they are 
generally higher power solutions that are not suitable for distributed sensors. 
 RF wireless power sources that are covered in this section consist of an antenna that 
receives RF power and an integrated rectifier that converts this power to DC.  These devices are 
typically called RF rectifying antennas or RF rectennas.  RF rectennas can be made from a 
number of antenna types depending on the RF frequency band to be scavenged and antenna 
directivity.  For specific frequency bands, patch antennas can be used [34]-[35], [61] whose 
sizing is dependent on the frequency of operation and the dielectric constant of the substrate the 
antenna is constructed from.  The rectifying Schottky diodes are connected in order to optimally 
match the antenna impedance.  Two rectifiers can be placed on the antenna as in [34]-[35] and 
shown in Fig. 2.3(a) to make the antenna dual-polarized, and thus take advantage of multipath 
effects.  Fig. 2.3(b) shows the current-voltage (IV) curves of the RF rectenna for a family of 
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incident power densities, SRF. The process to generate these IV curves is covered in the following 
chapter. 
 A single rectenna element can also be combined with others into an array to create a 
larger surface area to receive more RF power [61]-[65].  For energy scavenging of a range of RF 
frequencies, broadband antennas can be used [65]-[66].  However, these rectennas typically have 
lower efficiency at a given frequency in comparison to an antenna specifically designed for that 
frequency.  
(a) 
 
(b) 
 
Figure 2.3: (a) 2.4 GHz 6 cm x 6 cm patch dual-polarized RF rectifying antenna. (b) Current-voltage (IV) curves of 
the patch RF rectenna for a family of incident power densities. 
6 cm
6 cm
0.00
0.50
1.00
1.50
2.00
0 1 1 2 2
I re
ct
(m
A)
Vrect (V)
70 65 60
55 50 45
40 35
Incident Power Density (µW/cm2)
 15
 At lower incident power levels, rectennas have decreased efficiency due to the finite turn-
on voltage of the rectifying Schottky diodes, and their operation outside of the non-linear part of 
the diode IV curve.  This makes it difficult for a rectenna energy scavenging system to 
effectively power a miniature wireless sensor or device from the ambient environment alone.  
However, RF powering of devices using designated transmitters to illuminate an area or direct 
RF power at distance is still an attractive solution to power sensors or devices in hazardous or 
low-access areas.  It has been shown that theoretically, 5.5 µW of power can be received at a 
distance of 42 m with a 4 W transmitter in free space [67]. The transmitted power is the 
maximum allowable under FCC regulation in the 902 – 928 MHz band, corresponding to 
30 dBm transmit power with an antenna gain of 6 dBm. The gain of the receiving antenna is 
approximately 5.4 dBm. 
 In addition to continuous developments in antenna designs for long distance transmission 
that meet FCC standards, including rectenna array topologies [62],  there are efforts to further 
miniaturize the rectenna energy scavenging system by using on-chip antennae. In [68], an on-
chip dual-band rectenna fabricated in a 0.13 µm CMOS process is presented that scavenges 
energy from 35 GHz and 94 GHz waves.  The rectenna area is just 2.9 mm2 and thus requires 
significant incident RF power density (30 mW/cm2) to generate usable power. 
2.2.3 Thermoelectric 
Thermoelectric generators (TEGs) can generate electrical energy from a temperature gradient, 
∆T, between two conductors due to the Seebeck effect.  TEGs generally consist of many 
thermocouples connected in parallel thermally and in series electrically in order to maximize the 
∆T across each thermocouple and the total output DC voltage. 
  Advantages of this power source include their small form factor and they also generate 
DC directly, removing the need for additional rectification circuitry.  Commercial products claim 
to generate 200 µW with ∆T = 50
tested to investigate their use with autonomous sensors [70]
2.2.4 Photovoltaic 
Solar power is a well known source of energy that can be collected from the ambient 
environment.  Photovoltaic (PV) c
photovoltaic effect.  They are used to power devices from orbital satellites to handheld 
calculators, but are primarily researched for high
to improve efficiency and reduce costs.  As with other power sources, there exist multiple types 
of PV cells that are commercially available.  These are categorized into four general types: 
gallium arsenide (GaAs), monocrystilline and polycrystalline silicon (Si), am
organic PV cells such as dye sentisized nanocrystalline TiO
The latter are emerging technologies due to their low production costs, weight, and flexibility, 
but this comes at the cost of lower conv
 For energy scavenging purposes, where effici
 
 (a) 
Figure 2.4: (a) Monocrystalline Si solar cell. 
different types have varying efficiency and cost.
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oC [69], and they, along with custom built TEGs, have been 
-[71]. 
ells and arrays convert light energy to electricity via the 
-power outdoor renewable energy installations 
orphous silicon, and 
2 solar cells and polymer solar cells. 
ersion efficiency. 
ency is of utmost importance, solutions 
(b) (c) 
(b) Poly crystalline Si solar cell. (c) Amorphous Si solar cell. [72].
 
 
 
 
 The 
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typically use silicon based PV cells (Fig. 2.4).  Depending on the energy scavenging application, 
a PV cell can be manufactured to take advantage of the spectrum of available light.  For 
example, there are commercially available PV cells optimized for indoor office environments 
where most light is fluorescent [73].  Table 2.3 provides a summary of typical conversion 
efficiencies for different PV cell types [74].  
 In addition to selecting the PV cell type, solar power energy harvesting systems usually 
require some form of maximum power point tracking (MPPT) techniques.  The most common of 
these techniques are briefly covered in Section 2.3.2.  There have been far fewer investigations 
into PV energy scavenging solutions at the microwatt level.  Existing solutions [74]-[77] are 
discussed and leveraged in Chapter 5. 
2.2.5 Additional Sources 
Additional wireless power sources include those that take advantage of the pyroelectric effect (a 
change in temperature, not a temperature gradient) and axial flow generators [78]-[79].  The 
latter are essentially electromagnetic generators that are combined with an axial-flow turbine 
[79] and can conceivably generate 1 mW of output power from a 0.5 cm3 volume device.    
PV Cell Type 
Indoor Light 
Conversion Efficiency 
(100 – 1000 lux) 
Outdoor Light 
 Conversion Efficiency 
(1000 – 65000 lux) 
GaAs 2 % – 8 % 7 % – 15 % 
Monocrystalline/polycrystalline 
Si 3 % – 10 % ~ 18 % 
Amorphous Si 2 % – 5 % 8 % – 13 % 
 
Table 2.3: Typical light energy to electricity conversion efficiencies for different PV cell types. [77]. 
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Linear permanent magnet generators [80] can also generate power from human motion and 
periodic vibrations similar to piezoelectric devices. 
 
 A number of wireless power sources have been reviewed, with more common sources in 
greater detail.  The energy scavenging environment heavily influences the selection of the power 
source as the availability of electromagnetic radiation (light and RF frequencies), mechanical 
vibrations, temperature gradients and other sources can vary dramatically from one application to 
the next. Table 2.4 summarizes the effective power densities of many of these sources under 
different ambient conditions [81]-[83]. It should be noted that there are additional considerations 
such as cost that makes the use thermoelectric generators prohibitive. The lowest power density 
listed is for ambient RF at a relatively large distance from a GSM base station.  Theoretically, 
this power density increases by the distance squared if the receiving rectenna is moved closer to 
the base station. 
Source Conditions Power Density (µW/cm2) 
Photovoltaic 
Indoor fluorescent lighting. 100 
Outdoor full sunlight. 100000 
Piezoelectric 
Human motion at 50 Hz. 500 
Industrial vibrations at 1 kHz. 1000 
Electromagnetic 
Human motion at 1 Hz. 4 
Machine vibrations at 1 kHz. 800 
RF 25 m from GSM base station. 0.3 
Thermoelectric 
Human at 5 oC temperature gradient. 100 
Industrial at 30 oC gradient. 3500 
 
Table 2.4: Summary of power densities of different sources under varying ambient conditions. [81]-[83]. 
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 Each of these sources may have their own output and optimal loading characteristics.  It 
is the function of power management circuitry to transfer energy from the source to the energy 
storage element.  Ideally this can be done with maximum efficiency whilst extracting maximum 
power from the input power source. 
2.3 Power Management 
The power management block of the energy scavenging system can have multiple components 
that include, but are not limited to, battery protection, power processing, and input source 
matching.  In the following section, the focus is on the power processing component and the 
basics of a classic switched-mode power supply is covered along with linear regulators and 
switched-capacitor circuits. 
2.3.1 Switched-capacitor Circuits and Switch-mode Power Supplies 
The main function of power processing component of the power management block is to 
efficiently transfer energy from the input source to the output energy storage element.  In some 
low power applications, sources are sometimes connected directly to a battery with shunt and 
series protection.  Although this circuit consumes minimal power, it requires the wireless power 
source to output a sufficiently high voltage and only results in peak power operation over a 
narrow range of input power levels [28].  
 The majority of power processing circuits used in energy scavenging systems are charge 
pumps or some form of switched-capacitor circuit [4], [61], [84]-[85].  Switched-capacitor 
circuits are popular primarily due to their ability to convert DC voltages at fixed ratios in a small 
area which is ideal for integrated solutions.  Due to their fixed DC-DC conversion ratios, 
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switched-capacitor power processing solutions typically employ multiple converter circuits or 
cascaded circuits.  The Dickson charge-pump used in [61] to process power from a rectenna 
source to a battery is shown in Fig. 2.5.  The circuit operates with two complementary clocks, 
CLK1 and CLK2, with amplitude VCLK.  These clocks pump charge along the chain of diode 
connected MOSFETs.  After n-stages, the voltage at the output is (Vtn is the MOSFET threshold 
voltage): 
( ) tntnCLKinout VVVNVV −−⋅+= . (2.1) 
 
 Switched-mode power supplies can process power efficiently from an input source with 
voltage, Vin, to an output load with voltage, Vout, through a network of inductors, capacitors and 
switches [86].  The boost converter is an attractive topology for energy scavenging applications 
due to its ability to “boost” a relatively small DC input voltage to a larger DC output voltage 
with minimal components and control requirements. 
 The converter, as depicted in Fig. 2.6(a), consists of a single-pole double-throw switch, 
S1, an inductor, L, and an output capacitor, Co.  The output load of the converter is a resistor, R.  
The switch S1 can be realized with an N-channel MOSFET, Q1, and a diode as shown in 
 
 
Figure 2.5: n-stage Dickson charge pump that processes the input voltage to a larger output voltage. 
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Figure 2.6(b). 
 The boost converter is operated via the switching on and off of Q1 with a periodic pulse-
width modulated signal.  When Q1 is on, the switch-node voltage, vsn, is pulled down to ground, 
and the voltage applied across the inductor, vL, is thus the input voltage, Vin.  This positive 
voltage causes the inductor current, iL, to increase with the slope Vin/L. 
 When Q1 is switched off, the inductor current continues to flow and turns the diode on.  
With the diode on, vL = (Vin - Vout), which is a negative voltage and thus the inductor current 
decreases with the slope (Vin - Vout)/L. 
 The steady-state inductor current and voltage waveforms are shown in Fig. 2.7(a) and 
2.7(b) respectively.  The period during which Q1 is on is defined as a percentage or duty-cycle, 
D, of total switch period, Ts. Next, the principle of inductor volt second balance that states that 
the steady-state voltage across an inductor has no DC component, is used to determine the 
 
 
(a) 
 
 
(b) 
 
Figure 2.6: a) Boost converter with ideal single-pole double-throw switch, S1.  The converter also consists of an 
inductor, L, and an output capacitor, Cout.  The load is a resistor, R.  b) S1 can be replaced with two switches:  an N-
channel MOSFET, Q1, and a diode.  
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conversion ratio from Vin to Vout of the boost converter.  Note that the output voltage ripple is 
approximated to be zero in the following analysis.  From the inductor voltage waveform, the 
following equation defines the average value of vL: 
( )( ) 01 =−−+= soutinsinL TDVVDTVv . (2.2) 
Solving this equation for Vo/Vin, the conversion ratio is defined as 
( )
DV
V
DM
in
out
−
==
1
1
. (2.3) 
To determine the steady-state value of the inductor current, IL, the dynamics of the capacitor are 
looked at and using the principle of capacitor current second balance and approximating 
∆iL << IL, the following equation is used to define the average value of the capacitor current, iC 
(a) 
 
(b) 
 
Figure 2.7: a) Steady-state inductor current waveform.  b) Inductor voltage waveform.  The principle of inductor 
volt second balance requires the average of voltage across an inductor to equal zero. 
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Solving this equation for the steady-state current, where Iout = Vout/R, 
D
I
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VI outL
−
=
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=
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1
. (2.5) 
The operation of the boost converter as presented thus far has been in continuous conduction 
mode (CCM) where the inductor current, including its ripple, remains above zero.  It is also 
possible for the converter to operate when the inductor current steady-state value is less than its 
ripple, ∆iL > IL.  This mode of operation is known as discontinuous conduction mode (DCM) and 
may occur for light load conditions where the diode current, idiode = iL during (1-D)Ts, reaches 
zero before the MOSFET is switched on again. 
 It is sometimes desirable to operate the boost converter in DCM or the boundary of CCM 
and DCM, known as critical conduction mode (CRM).  These operation modes are discussed in 
Chapter 3. 
 
2.3.2 Peak-power Tracking Techniques 
There are many techniques that are well known and researched for MPPT [15]-[27].  The most 
common of these techniques is the perturbation and observation method (P&O) [15]-[18] due to 
its conceptual simplicity and ease of implementation.   
 The basic P&O algorithm perturbs voltage across the PV array (input to the power 
management block) and the resulting change in PV output power is measured.  If the power 
increased, the algorithm continues to perturb the voltage in the same direction, otherwise the 
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direction of perturbation is reversed.  This basic algorithm has been improved upon in many 
ways, including using variable voltage step sizes and combination with other MPPT techniques 
such as ripple correlation control (RCC) [19], incremental conductance (InCond) [20]-[21], and 
fuzzy logic control [22]-[25].  All these MPPT algorithms and techniques typically require a fast 
digital signal processing (DSP) microcontroller to continuously perform input power calculations 
and are thus not discussed in detail here as they would require excessive control power 
consumption. 
 However, there are non-computationally intensive algorithms and techniques that can be 
used for both PV and other wireless power supplies that exploit the inherent IV characteristic of 
the sources to achieve near peak power operation.  These techniques are more suited for the low 
power levels discussed in Chapters 3 and 5. 
2.3.3 Energy Storage Monitoring 
There are a number of solutions to ensuring appropriate charging and state of charge monitoring 
of an energy storage battery [75], [87]-[88].  The circuits presented in [75] and [87] are used in 
PV energy scavenging systems, but assume enough input power to operate current limiters and 
charge controllers that bypass the battery if there is enough power to operate the sensor load 
directly from a primary ultra-capacitor. 
 Of more interest is the battery state of charge monitor in [88] that has a quiescent current 
consumption of just 2.17 nA.  This circuit is powered from the on-chip solid-state microbattery.  
To achieve this low power operation, the circuit turns on a comparator for one second every hour 
and a half and compares the battery voltage, Vbatt, to a voltage reference, Vref.  If Vbatt < Vref, the 
comparator sets a flag that signals to the rest of the energy scavenger system that the battery is in 
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a low state of charge.  The very low frequency clock that activates the comparator consists of an 
ultra-low power current reference, an oscillator, and a signal shaping block.  Included in the 
signal shaping block are a Schmitt trigger, a 212 divider, and sequencing logic.  It is stated in [88] 
that the state of charge monitoring period of ninety minutes is acceptable as the microbattery is 
expected to power the sensor load in the system for over a year without recharging. 
2.3.4 Start-up Considerations 
A lot of energy scavenging solutions for wireless sensor networks and devices assume an 
existing battery or pre-charged ultra-capacitor to supply power to the power processing circuitry.  
If there is no charged energy storage element to power the circuitry, a common solution is to 
have a bypass diode (in the case of the boost converter, this is the main diode in the circuit) that 
slowly charges the energy storage element.  This solution typically requires significant initial 
power from that wireless power source that may not be available in the sensor environment. 
 A start-up circuit for a boost converter is proposed in [89] and it is shown in Fig. 2.8.  
This start-up circuit consists of a five-element dual-supply ring oscillator that begins oscillating 
when the input voltage to the converter is above the average threshold voltage of the N-channel 
and P-channel devices.  The oscillator output drives the MOSFETs in the boost converter power 
stage and the output voltage increases.  Once the output is sufficiently charged for normal boost 
converter operation, the start-up ring oscillator is turned off.  This scheme can start-up a boost 
converter more quickly than the bypass diode solution, but still requires a certain amount of 
available input power to operate the ring oscillator.  
 26
2.4 Current Energy Scavenging Techniques 
In this section, current techniques to implement different components of the power management 
block in an energy scavenging system (Fig. 2.1) are discussed.  Some of the techniques discussed 
are focused on specific wireless input power sources and energy storage elements. 
2.4.1 Standard and Non-linear Techniques for Piezoelectric Generators 
Piezoelectric generators are some of the most commonly used energy scavenging sources. 
Typically, a beam of piezoelectric material is attached to a structure to form a cantilever as is 
shown Fig. 2.9(a). Mechanical vibrations cause deflections of the cantilever of magnitude, Up, 
and this generates charge. 
 The most popular technique to extract this charge is simply convert the AC output 
voltage of the piezoelectric generator to a DC voltage with a full-bridge rectifier followed by a 
large capacitance, Cout, as is shown in Fig 2.9(b) [47]-[49]. To maximize the output power using 
 
 
Figure 2.8: Boost converter start-up with ring oscillator powered from the input. Once the input voltage is large 
enough to enable the digital circuitry, the boost converter begins switching.  The converter can transition to a 
different control once the output is sufficiently charged. 
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this method, the loading resistance has to be: 
pztp
opt fCR ⋅⋅= 4
1
. (2.6) 
 This resistance is a function of the parasitic capacitance, Cp, or the piezoelectric device and the 
vibration frequency. With a sinusoidal deflection shown in Fig. 2.10(a), the resulting 
piezoelectric voltage, vpzt, waveform using this technique is given Fig. 2.10(b). This method is 
called the standard rectifier-capacitor technique. 
 A non-linear processing technique known as synchronized switch harvesting on inductor 
(SSHI) for piezoelectric sources is introduced in [49]-[50].  This front-end circuitry shown in 
Fig. 2.9(c), simply consists of an inductor placed in parallel with the piezoelectric generator 
before the rectification circuit.  This inductor is switched in when the piezoelectric element is at 
maximal displacement that causes an inversion of the piezoelectric generator voltage.  Overall, 
(a) 
 
(b) 
       
(c) 
 
 
Figure 2.9: (a) Deflection on piezoelectric cantilever. (b) Standard rectifier-capacitor circuit for piezoelectric energy 
scavenging. (c) Circuit for non-linear SSHI technique implementation. 
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this results in the motion of the piezoelectric element having the same “sign” as the output 
voltage, (Fig. 2.10(c)) and therefore increased output power from the generator. This method 
also requires a specific load impedance that is frequency-dependent in order to extract the 
maximum energy from the generator. 
2.4.2 Integrated Circuit Implementations 
Integrated circuit (IC) implementations for energy scavenging purposes have generally been 
based on switched-capacitor circuits due to their simplicity and ease of design.  
 The drawbacks of charge-pumps and switched-capacitor circuits in comparison to 
inductor based switched-mode power supplies include essentially fixed conversion ratios, a large 
number of switching MOSFETs, low efficiency in CMOS implementations due to large parasitic 
capacitances [90]-[91], and difficulty in controlling to match an optimal load for the input 
 
 
Figure 2.10: (a) Deflection on piezoelectric cantilever. Piezoelectric generator output voltages for (b) standard 
rectifier-capacitor and (c) for non-linear SSH. 
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wireless power source. 
 Other implementations [89], [92]-[93], focus on power management circuitry that can 
operate at ultra-low power levels, but do not optimize the energy extraction from the source.  
These integrated circuits are simply lower power versions of converters that are available from a 
number of commercial manufacturers. These are discussed next. 
2.4.3 Commercially Available Products 
With the increase in the popularity and feasibility of energy scavenging, commercial products for 
energy scavenging and WSNs have become more readily available. The LTC3588 [94] from 
Linear Technology is an integrated implementation of the standard rectifier-capacitor technique 
reviewed in Section 2.4.1. The low-loss integrated rectifier is followed by a switch-mode power 
supply (buck topology) that keeps the output of the device regulated at a programmed voltage. 
The LTC3588 is able to operate with low quiescent current but it does not always extract the 
maximum energy from the piezoelectric generator. 
 Another product from Linear Technology, the LTC3108 [95], is specifically designed for 
energy scavenging from thermoelectric generators. It creates a resonant circuit between an 
external step-up transformer and capacitor and follows it with a boost converter similar to the 
topology described in Section 2.3.1. The LTC3108 is thus able operate at input voltages as low 
as 20 mV. The input impedance of the power input to the part minimal (between 2 Ω to 10 Ω), 
which limits the use of the LTC3108 to wireless power sources with very small optimal loading 
impedances. 
 The Texas Instruments bq25504 [96] is an ultra-low power integrated boost converter 
that is primarily designed to optimize energy scavenging from PV cells using a coarse MPPT 
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technique similar to [74]-[77] and that discussed in detail in Chapter 5. The IC also has a charge 
monitor for the battery element at the output. 
 Texas Instruments also supplies energy harvesting development kits [97] that include all 
the basic components of the energy harvesting/scavenging system in Fig. 2.1 operating at 
hundreds of microwatts. The input is a 32.6 cm2 solar panel optimized for indoor lighting 
conditions followed by a boost converter and then thin film lithium batteries as the energy 
storage element.  The kit uses an MSP430 microcontroller to control the energy harvesting 
system, including the sensors and data transmission over a proprietary RF protocol, SimpliciTi. 
The kit also includes on board full bridge rectifiers for the developer to experiment with 
additional sources such as piezoelectric devices.  The Texas Instruments MSP430 used by the kit 
is an ultra-low power microcontroller with many operation modes for different power 
consumption levels [98].  This microcontroller is used extensively throughout this thesis to 
confirm and improve various energy scavenging concepts and designs. 
 Advanced Cerametrics provides a 231 cm3 power module [99] that supplies a regulated 
3 V output voltage using a piezoelectric device as the power source inside the housing. 
2.5 Summary 
In this chapter, the increasing interest in autonomous wireless sensor networks and devices has 
been discussed along with energy storage options that are currently employed to power these 
sensors and devices. 
 As these sensors and devices are typically distributed or deployed in remote locations, 
and low-access and hazardous areas, any solution to reduce the maintenance associated with 
them is desirable.  Decreased maintenance would also allow for further distribution of sensor 
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nodes and devices.  The major limiting factor to the performance of these wireless sensor 
applications is their power consumption and the limited lifetime of the energy storage battery 
that supplies the power.  Therefore, the ability to extend this lifetime significantly or indefinitely 
by augmenting the energy storage element with energy scavenged from the sensor environment 
is a highly attractive solution to improve sensor performance and reduce maintenance and cost. 
 The systems presented thus far perform adequate energy scavenging from a variety of 
wireless power supplies.  However, in most cases, the control circuitry associated with these 
techniques, operate at much higher power levels than is consumed by the lowest power sensors 
and devices available today and in the future.  A majority of the power management solutions in 
existence also do not attempt to extract maximum power from the wireless power sources.  
Traditional MPPT techniques have been shown to consume too much power to be feasible in and 
energy scavenging system. 
 Therefore, there are areas of further research to naturally operate the power management 
block in an energy scavenging system at the maximum power point of an input wireless power 
source without the use of traditional MPPT techniques.  This optimal loading has to be done with 
minimal control power consumption, possibly below 1 µW, and investigated for wireless power 
sources that have not been thoroughly researched. In addition to the control, the power stage in 
the energy scavenger has to be designed very carefully to maximize total scavenging efficiency. 
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Chapter 3 
Energy Scavenging for RF Rectifying Antennas 
There are multiple applications in which RF energy scavenging with an RF rectifying antenna 
(rectenna) is advantageous over the use of other wireless sources as was discussed in Section 
2.2.2 of the previous chapter.  For the scenario in which the RF rectenna is required to scavenge 
energy from a designated transmitter, the incident power density is inversely proportional to the 
square of the distance between the rectenna and the transmitter.  Therefore only very low power 
levels are available at the rectenna and it is essential that an efficient and very low power method 
be used to maximize the energy transferred from the rectenna to the energy storage element 
providing power to the wireless sensor.  In cases where RF energy scavenging from ambient 
sources is required, the incident power density to the rectenna is typically lower.   
An overview of the RF energy scavenging system is shown in Fig. 3.1. It is identical to 
general energy scavenging system presented in Chapter 2. The power management circuitry 
operates to match the rectenna characteristics such that the output power of the rectenna closely 
matches the maximum possible output power (Prect_out ≈ Prect_out_max) over a wide range of 
incident power density SRF.  The converter efficiency is optimized in order to maximize the final 
scavenged power, Pscavenge. The appropriate and easily measurable efficiencies within the energy 
 
 
Figure 3.1: RF energy scavenging system overview.  Incident RF power is rectified by the RF rectenna and the 
power management circuitry processes the power to the energy storage element whilst attempting to maximize 
rectenna output power (Prect_out = Prect_out_max).  
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scavenging system are defined below beginning with the RF to DC conversion efficiency, 
incidentRF
outrectenna
conversionRF P
P
_
max__
_
=η , (3.1) 
where the incident RF power is given by: 
antennaRFincidentRF ASP ⋅=_ , (3.2) 
and Aantenna is defined as the geometric area of the rectenna.  Note that the geometric area is used 
here instead of the effective area of the rectenna. This is because the geometric area is always 
greater or equal to the effective area. Therefore using the geometric area for Aantenna gives a 
conservative efficiency estimate that is more relevant for practical applications. The tracking 
circuit, converter, and system efficiencies are defined below in (3.3)-(3.5). 
max__
_
outrectenna
outrectenna
track P
P
=η , (3.3) 
outrect
harvest
converter P
P
_
=η , (3.4) 
and 
incidentRF
harvest
system P
P
_
=η . (3.5) 
 In this chapter, an approach and the associated circuitry are presented that maximize the 
above efficiencies (3.3)-(3.5).  First, the RF rectenna is characterized to determine the optimal 
loading method at its output port.  Next, a power converter is realized to act as a constant 
positive resistance at its input port with minimal control overhead while transferring energy to an 
output capacitor or battery at voltages appropriate for the sensor load application. 
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3.1 RF Rectenna Characterization 
As was described in the previous chapter, the RF rectifying antenna consists of an antenna 
followed by a rectifier.  The rectenna design is determined by the electromagnetic environment 
as well as space constraints.  Therefore rectenna designs may vary from a single cell patch 
antenna to an array of dipole antennae.  Subsequently the current-voltage (I-V) characteristics 
may vary significantly from one rectenna to the next, thus it is important to be able to both model 
and then characterize a rectenna specifically for a planned energy scavenging environment.   
 An ideal low-frequency four-quadrant rectenna model is presented in [100]-[101], and is 
shown in Fig. 3.2.  The antenna consists of an AC source, vs, the antenna resistance, Ra, and an 
ideal DC blocking capacitor, Cb.  An ideal low-pass filter consisting of the components Lf and Cf 
follows the rectifying diode. The low-frequency model improves simulation time for design of 
the power management circuitry. 
 In the first quadrant, where the rectenna behaves as an ideal DC source followed by a 
series resistance, the optimal load to extract the maximum power from the rectenna is given as: 
 
 
Figure 3.2: Low-frequency four-quadrant model of rectenna [100]-[101] that requires a specific resistive load for 
maximum energy extraction. The antenna is modeled by the ideal source, vs, antenna resistance, Ra, and DC 
blocking capacitance, Cb.  After the rectifying diode, a low-pass filter consists of ideal components, Lf and Cf. The 
low-frequency model improves simulation time for power management design. 
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aoptload RR ⋅= 4,
pi
. (3.6) 
Equation (3.6) indicates that in order to operate at the maximum power point (MPP), the power 
management circuitry in Fig. 3.1 simply needs to provide a constant positive resistive load to the 
output of the rectenna with the value of Rload,opt. 
 The four-quadrant rectenna model can be confirmed experimentally using the setup 
shown in Fig. 3.3.  In this setup, the rectenna is illuminated with RF energy from a horn antenna 
in an anechoic chamber. The chamber is made from low reflection material in order to minimize 
multipath effects and get an accurate incident RF power density measurement.  The transmitted 
power and frequency is determined by the RF sweeper and amplifier output.  Since the rectenna 
is placed at a known distance and polarity from the transmitter, the incident power density, SRF, 
can be calculated.  However, SRF can also be determined experimentally by placing an antenna 
with a known gain followed by an RF power meter in place of the rectenna.  Once the amplifier 
output to SRF function is mapped, a rectenna can be characterized over a family of incident power 
densities.  At a given incident power density, a DC test load connected to the output of the 
 
 
Figure 3.3: Experimental setup for rectenna characterization. The rectenna is tested in an anechoic chamber that is 
made from low reflection material to minimize multipath effects. 
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rectenna is swept and the I-V curve of the rectenna at that SRF.  This procedure is repeated 
multiple times and using the current and voltage data (shown in Fig. 2.3(b)), power curves of 
rectenna output power versus rectenna load resistance for a family of incident power densities 
can be plotted.  A 2.4 GHz dual-polarized narrow-band patch rectenna is shown in Fig. 3.4(a) 
and the measured power curves are plotted in Fig. 3.4(b).  These power curves indicate that the 
MPP can be achieved for this rectenna with an Rload,opt = 750 Ω.  Fig. 3.5(a) shows a 4x4 
broadband (2-18 GHz) dual-circularly polarized spiral rectenna array with measured power 
curves (Fig. 3.5(b)) collected at 2.4 GHz.  The power curves for the broadband rectenna also 
indicate that a constant positive resistive load maximizes the output power of the rectenna, but 
the value has changed to Rload,opt = 200 Ω.  A rectenna design can also be characterized while 
varying the transmitted RF frequency and adjusting the incident polarity and angle to predict the 
performance of the rectenna in various electromagnetic environments including multipath 
effects. 
 With a rectenna now characterized experimentally and modeled, power management 
circuitry has to be designed to emulate a positive resistance at its input port that is equal to the 
optimal loading resistance of the rectenna.  This is presented in the following sections with 
multiple converter topologies and operation modes. 
3.2 Resistor Emulation with Boost Converter 
Resistor emulation techniques have been used previously, most commonly in power-factor 
correction (PFC) applications.  Some approaches for PFC at lower current levels are based on 
converters with natural resistor emulation at the input port (without current feedback), including 
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(a) 
 
(b) 
 
Figure 3.4: (a) Photograph of a 2.4 GHz dual-polarized patch rectenna backed by a ground plane. Two Schottky 
diodes rectify independently the two linear orthogonal wave polarizations, and the RF null of the patch antenna is 
used to place the metalized via which is the DC output. (b) Measured power curves of the patch rectenna over a 
range of incident power densities.   
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(a) 
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Figure 3.5: (a) Photograph of a broadband (2-18GHz) dual circularly polarized spiral rectenna array fabricated on a 
flexible substrate with no ground plane, (b) measured DC power curves of the spiral rectenna array show very 
similar load characteristics to the patch rectenna. 
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boost type converters in critical conduction mode (CRM) and buck-boost type converters in 
discontinuous conduction mode (DCM) [86]. At higher current levels, most PFC circuits operate 
in continuous conduction mode (CCM) with more advanced current and voltage feedback control 
[86]. The natural emulation techniques and approximations to them are leveraged here to achieve 
resistor emulation with low power, essentially open-loop, control circuitry [102].  
 A boost topology, as shown in Fig. 3.6, is investigated first for two converter operation 
modes that achieve resistor emulation. The boost converter topology is of particular interest for 
RF energy scavenging due to the low output voltage of the rectenna source (input voltage, Vin, to 
converter).  Note that the converter is shown with both a P-Channel MOSFET as the secondary 
switch for synchronous switching and a schottky diode for asynchronous switching.  The trade-
off between these is discussed in Section 3.4.3., but the switch selection does not affect the 
converter resistor emulation behavior.  For simplicity, asynchronous switching is assumed in the 
following section. 
 
 
Figure 3.6: Boost converter schematic. Note the addition from Fig. 2.6 of the P-channel MOSFET, Q2, that allows 
for synchronous switching. 
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3.2.1 Pulsed Fixed-Frequency DCM 
The boost converter of Fig. 3.6 can be operated in a pulsed fixed-frequency discontinuous 
conduction mode (DCM) to approximately emulate the desired resistance to load the rectenna. 
The gate-drive waveform, vgate_1, for the N-Channel MOSFET, Q1, is shown in Fig. 3.7.  Note 
that in the figure, the gate-drive is powered from the output voltage Vo. Also shown in Fig. 3.7 is 
the waveform for the input current, iin, to the boost converter which is also the current through 
the filter inductance, L.   
 Following the basics of a switch-mode power supply as reviewed in Chapter 2, when the 
primary switch is on, t1, the input voltage, Vin, is applied across the inductor and the current 
increases.   Once Q1 is turned off, the current continues to flow in the inductor and D1 turns on.  
The voltage applied across the inductor is now Vin-Vo, a negative value, and the diode conducts 
until the current reaches zero.  This time interval is t2.  After a third time interval, this sequence 
is repeated.  The total switching period is fixed at a selected Thf.  The peak current can be defined 
using both t1 and t2 time intervals as: 
21, tL
VV
t
L
VI inoinpkin ⋅
−
=⋅= . (3.7) 
The total time in which current is flowing through the inductor is expressed as: 
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

−
+=+ , (3.8) 
where 
in
o
V
VM = . 
 
This fixed-frequency DCM operation mode can be pulsed on and off depending on the power 
available.  The time during a low-frequency period, Tlf, that the converter is on and switching is 
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k, the low-frequency duty-cycle.  Outside of this time, the majority of the control circuitry, 
including those used to generate the vgate_1 can be turned off to save on system power losses. 
 From the current waveform in Fig. 3.7, the average boost converter input current is: 
k
T
ttII
hf
pk
avgin ⋅
+
⋅=
21
, 2
. (3.9) 
After plugging-in (3.7)-(3.8) into (3.9), the average input current can be expressed as: 

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⋅
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, M
M
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ktVI
hf
in
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The input power to a converter is: 
avgininin IVP ,⋅= . (3.11) 
 
 
 
Figure 3.7: Pulsed fixed-frequency DCM. Gate-drive, vgate_1, of the primary switch, Q1, and the corresponding input 
current of the boost converter.  This current is also the inductor current and is zero for a time before the next 
switching cycle. 
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When Iin,avg in (3.11) is replaced with the expression for the average input current of (3.10), the 
input power to the converter becomes: 

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

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−
⋅
⋅⋅
⋅⋅
⋅=⇒
12
2
1
M
M
TL
ktVVP
hf
in
inin . (3.12) 
Once the input power can be expressed as the square of the input voltage, Vin, multiplied by a 
coefficient, the reciprocal of the coefficient can be defined as the converter emulated resistance: 

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kt
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1
,,
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At very low incident power densities, the output voltage of the rectenna is typically very low and 
therefore (3.13) can be simplified to: 
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. (3.14) 
Equation (3.14) consists of four parameters that can be selected in order to make 
Rem,boost = Rload,opt.  The specific selection of these parameters is made following power loss 
modeling and efficiency analysis that is presented later in this chapter.  Another pulsed mode 
boost converter operation mode where the approximation of Vo >> Vin does not need to be made 
in order to emulate a constant positive resistance independent of converter input and output 
voltages is presented next. 
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3.2.2 Pulsed Variable-Frequency CRM 
In this section, operating the boost converter in a pulsed variable-frequency critical conduction 
mode (CRM) is discussed.  CRM is at the boundary of discontinuous conduction mode and 
continuous conduction mode.  This operation mode is similar to the pulsed fixed-frequency 
DCM discussed in Section 3.2.1 except that the primary switch, Q1, is turned on immediately at 
the end of the second time interval, t2, as is shown in Fig. 3.8.  Therefore the switching frequency 
during converter operation may vary with changing Vin.  The equation for the average input 
current remains the same as (3.9), but in the case of CRM, Thf = t1 + t2, and the equation is 
therefore simplified significantly and does not have any dependence on the output voltage Vo: 
 
 
Figure 3.8: Pulsed variable-frequency CRM. Gate-drive, vgate_1, of the primary switch, Q1, and the corresponding 
input current of the boost converter.  This current is also the inductor current. Note that the gate-drive signal turns on 
the switch as soon as the current reaches zero. 
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Following the same steps as in the previous section, the input power to the boost converter can 
be expressed as: 
L
ktVVP ininin
⋅
⋅⋅
⋅=
2
1
, (3.16) 
and thus the emulated resistance by a boost converter operating in pulsed variable-frequency 
CRM is: 
kt
LR CRMboostem
⋅
⋅
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1
,,
2
. (3.17) 
Equation (3.17) shows that in this operation mode, the desired emulated resistance can be 
achieved with the selection of only three parameters and without requiring Vo >> Vin to be 
independent of varying input power levels. 
 Unfortunately, since critical conduction mode requires the sensing of the inductor current 
zero-crossing, the control circuitry would be more complicated and have increased power 
consumption.  At input power levels below 100 µW, the control power consumption becomes a 
significant percentage of total power loss.  Thus the simplicity of the circuitry discussed later in 
this chapter in Section 3.4.2, along with typical system operation at very low Vin, makes 
operation in pulsed fixed-frequency DCM a more attractive option for ultra-low power energy 
scavenging from RF rectennas than pulsed variable-frequency CRM.  The next section discusses 
resistor emulation with other classic switch-mode power supply topologies. An analysis of 
control circuit implementation for pulsed variable-frequency CRM is presented in Appendix A.1. 
 
 45
3.3 Additional Converter Topologies 
There are other switch-mode power supply converter topologies that can achieve resistor 
emulation using either of the operation modes discussed previously.  Each topology has 
advantages and disadvantages that may make it the most efficient choice for a given energy 
scavenging application.  As was presented in Chapter 2, a form of resistor emulation with a buck 
converter has been previously investigated for piezoelectric energy scavenging.  For RF energy 
scavenging, some rectenna arrays could place enough cells in series or even receive enough 
power that the output voltage of the rectenna may require a buck or buck-boost converter for a 
step-down to the battery or energy storage element.  Both of these converter topologies along 
with the flyback converter are analyzed for resistor emulation in the following sub-sections.  All 
three of these converters have input and inductor currents (magnetizing inductance current for 
the flyback converter) of the form shown in Fig. 3.9.  These two currents are shown for both 
pulsed fixed-frequency DCM (Fig. 3.9(a)) and pulsed variable-frequency CRM (Fig. 3.9(b)).   
3.3.1 Buck-Boost Converter 
A buck-boost converter shown in Fig. 3.10 uses a floating input voltage source to allow for a 
non-inverted output and a two-switch implementation.  As with the boost converter in Fig. 3.6, 
an option for either synchronous and asynchronous switching using Q2 or D1 is shown.  When 
Q1 is turned on, the input voltage, Vin, is applied across the inductor, L, and the current through it 
increases.  After the time t1, Q1 is turned off and the inductor current continues to flow through 
the secondary switch.  However, unlike the boost converter, with Q1 turned off, the input current 
to the converter drops to zero.  The peak input current for the non-inverting buck-boost converter 
is: 
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1, tL
VI inpkin ⋅= . (3.18) 
From Fig. 3.9(a), for pulsed fixed-frequency DCM, the average input current becomes:  
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Equation (3.19) above can again be plugged into the converter input power equation to derive the 
emulated resistance of the non-inverting buck-boost converter in this mode of operation: 
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. (3.20) 
For pulsed variable-frequency CRM, where the high-frequency switching period repeats once the 
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Figure 3.9: Input and inductor current waveforms for buck-boost, buck, and flyback converters in (a) pulsed fixed-
frequency DCM and (b) pulsed variable-frequency CRM.  
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inductor current reaches zero (Fig. 3.9(b)), the high-frequency period can be defined as: 
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
+= . (3.21) 
In this mode of operation, the average input current to the non-inverting buck-boost converter 
becomes a function of the output voltage: 
ML
ktVk
T
tII in
hf
pk
avgin +
⋅
⋅
⋅⋅
=⋅⋅=
1
1
22
11
,
. (3.22) 
Once again, the average input current is multiplied with the input voltage Vin to derive the 
emulated resistance as: 
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The emulated resistance equation is simplified to be independent of the input voltage level if it is 
assumed that the input voltage is significantly less than the output voltage: 
( ) 11 ≈+⇒<< MVV ino ,  
 
 
Figure 3.10: Non-inverting buck-boost converter. This topology requires a floating input source. 
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 Unlike the boost converter discussed in Section 3.2, the non-inverting buck-boost 
converter naturally achieves resistor emulation independent of input and output voltages in 
pulsed fixed-frequency DCM, an operation mode that does not require the control circuitry to 
sense the inductor current zero-crossing.  However, when ultra-low input power levels are 
considered, where the conversion ratio, M, is large, the boost converter is typically more 
efficient.  An analysis of buck-boost converter versus boost converter efficiency is also reviewed 
in Appendix A.2. 
3.3.2 Buck Converter 
A buck switch-mode power supply topology only provides only a step-down conversion ratio, 
M = Vo/Vin [86].  Therefore the use of the buck converter in RF energy scavenging would be 
limited to rectennas with multiple cells in series and large incident power densities where 
Vo < Vin.  The buck converter shown with both asynchronous and synchronous secondary 
switches is shown in Fig. 3.11.   The buck converter shares the same waveform shapes for input 
and inductor currents (Fig. 3.9) as the buck-boost converter, but the peak current level is now:  
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1
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Therefore, the average input current for pulsed fixed-frequency DCM becomes: 
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Equation (3.26) is then used to calculate the input power to the buck converter by multiplying by 
the input voltage, Vin.  This results in the following expression for the emulated resistance of a 
buck converter: 
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This emulated resistance can be simplified when a large step-down from the input voltage to the 
output voltage: 
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For pulsed variable-frequency CRM, the high-frequency period varies and is a function of the 
input and output voltages: 
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Figure 3.11: Buck converter. This converter steps down the input voltage to a lower output voltage. 
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The average input current can then be calculated as: 
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Next the expression for the emulated resistance in this operation mode is: 
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This emulated resistance equation is more complicated than the equations previously presented 
and there is no simple assumption that can be made to make (3.31) independent of the input and 
output voltages.  Therefore operating the buck converter in pulsed variable-frequency CRM is 
not ideal when a constant positive emulated resistance is required.  However, the buck converter 
operated in pulsed fixed-frequency DCM could be an efficient solution for resistor emulation 
when there is a large step-down from RF rectenna output (converter input) voltage the converter 
output voltage.  For low input power levels, this would be when a large emulated resistance is 
required. 
3.3.3 Flyback Converter 
The flyback converter topology shown in Fig. 3.12 is different from the converters previously 
discussed in that it has a transformer with a winding ratio, n, within it.  This topology is derived 
from the buck-boost converter and uses the magnetizing inductance of the transformer as the 
filter inductor.  Compared to the buck-boost converter in Fig. 3.10, the advantages are that a 
floating input source is not required and the ground referenced secondary-switch allows for 
simpler synchronous switching.  The input and inductor current wave shapes remain the same, 
and the peak input current is given by: 
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For pulsed fixed-frequency DCM, this results in the following expression for the average input 
current: 
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and next the emulated resistance is derived to be: 
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In pulsed variable-frequency CRM, the high-frequency period of the flyback converter is: 
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The average input current then becomes: 
 
 
Figure 3.12: Synchronous flyback converter.  This converter topology operates similarly to the buck-boost 
converter, but uses a flyback transformer, the magnetizing inductance of which is the filter inductance. 
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Next the emulated resistance is derived: 
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For the flyback converter the transformer turns ratio, n, is an additional parameter in the 
emulated resistance equation.  Equation (3.37) does show dependence on the input and output 
voltages, but as with the buck-boost converter, the equation can be simplified if there is a large 
step-down from the input to output voltage: 
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Note that this assumption also removes the transformer turns ratio as a design parameter since it 
directly related to the conversion ratio of a flyback converter. 
 The average input current and emulated resistance equations in both pulsed fixed-
frequency DCM and variable-frequency CRM for all four converter topologies discussed in this 
chapter are given in Table 3.1. 
The selection of the topology and mode of operation depends on the characteristics and 
variations in the RF rectenna and energy storage (essentially Vin and Vo).  Another factor that 
should be taken into account is the amount of acceptable power consumption by the converter 
control circuitry. As was mentioned previously, at microwatt power levels, control losses may 
dominate over the conduction and switching losses.  Also at these ultra-low power levels, RF 
rectenna characteristics are such that the input voltage to the converter is typically much less 
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than the output voltage. Therefore in the following sections, the focus is on the power analysis of 
a boost converter operating in pulsed fixed-frequency DCM.  The power analysis is followed by 
a design example using discrete, commercially available components for energy scavenging from 
the rectenna shown in Fig. 3.4. 
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Table 3.1: Average input current and emulated resistance for pulsed DCM and CRM operation for boost, buck-
boost, buck, and flyback converters. 
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3.4 Power Loss Analysis and Modeling 
For the design of a converter, equations predicting converter power losses are first derived.  
These equations are then used to find the optimum values of the filter inductance, L, the primary 
switch on-time, t1, the high-frequency period, Thf, and the low-frequency duty-cycle, k, that  
maximizes converter efficiency while emulating the correct resistance maximize tracking 
efficiency according to (3.14) .  These losses are divided into power stage power losses and those 
of the control circuitry. 
3.4.1 Power Stage Power Losses 
The power losses in the boost converter power stage are broken down into switching and 
conduction power losses: 
swcondlossps PPP +=_ . (3.39) 
In Fig. 3.13, the contributing components of these losses that are considered in this section are 
shown.  The gate charge, Qg_1, and the output capacitance, Coss_1, of the N-channel MOSFET, 
Q1, shown in Fig. 3.13(a), are the main contributors to the switching power losses:  
k
T
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+=
1
22
2
1_1_ . (3.40) 
In (3.40), the gate charge is multiplied by the output voltage since the control and gate-drive 
circuitry is powered from Vo.  Note that the diode capacitance, reverse recovery, and MOSFET 
gate-to-drain capacitance are not in the analysis as they are not considered significant sources of 
power loss. 
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 The components contributing to conduction losses during the first time interval, t1, are the 
inductor equivalent series resistance, RL,esr, and the MOSFET on-resistance, Ron_1.  These are 
shown in Fig. 3.13(b).  During the second time interval where the diode, D1, is on, the 
components contributing to conduction losses are RL,esr and the diode forward voltage, VD.  The 
total conduction losses are then: 
( ) kPIRIRP DrmsQonrmsLesrLcond ⋅+⋅+⋅= 12 ,11_2,, , (3.41) 
where the diode conduction losses are: 
( ) ( )
pzt
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t
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−
⋅≈⋅⋅= ∫ . (3.42) 
The currents in (3.41-42) are defined as:  
hf
pkrmsL T
t
M
MII
31
1
,
−
= , (3.43) 
and 
hf
pkrmsQ T
tII
3
1
,1 = , (3.44) 
where the peak current is: 
.1tL
VI inpk ⋅=  (3.45) 
Next, the power losses from the control circuitry generating the required gate-drive signal vgate_1 
are defined. 
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(a) 
 
(b) 
 
(c) 
 
Figure 3.13: Boost converter power losses. (a) Switching loss due to N-Channel MOSFET gate charge, Qg_1, and 
output capacitance, Coss_1. (b) Conduction loss during the first time interval, t1. (c) Conduction loss during the diode 
conduction interval. 
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3.4.2 Control Power Losses 
The boost converter can be controlled to operate in pulsed fixed-frequency DCM described in 
Section 3.2.1 by the use of two simple oscillators as is shown in Fig. 3.14. The low-frequency 
(LF) oscillator turns on and off a high-frequency (HF) oscillator via the signal LF_out. The 
LF_out signal has a LF period of, Tlf, and a positive duty cycle k. The HF oscillator is turned on 
during kTlf and generates the gate-drive waveform, vgate_1, for the N-channel MOSFET Q1. The 
control power losses can be separated into fixed, Pfixed, and pulsed-width modulation losses, 
Ppwm: 








+⋅+=
lf
settle
hfpwmlffixctrl T
tkfPfkPP )(),( . (3.46) 
In (3.46), Pfix is the power consumption of the control circuitry that is constantly operating (e.g. 
 
 
Figure 3.14: Simple boost converter control for pulsed fixed-frequency DCM operation.  A low-frequency oscillator 
powered from the converter output powers on and off a high-frequency oscillator generating the gate-drive signal, 
vgate_1. 
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the LF oscillator controlling the pulsing duty cycle, k). It is a function of k and the LF oscillator 
operating pulsing frequency, flf = 1/Tlf.  The power loss included in Ppwm is the power 
consumption of the control circuitry that is enabled and disabled as the converter is pulsed, 
essentially the HF oscillator.  Since this circuitry is pulsed, Ppwm is multiplied by k plus the 
additional term tsettle/Tlf. The tsettle term is the time required for the pulsed control circuitry to 
settle and begin outputting the gate-drive waveform for Q1. 
 The emphasis in the selection of the final circuitry to realize the LF and HF oscillators is 
not only to minimize the control power consumption, but more importantly to maximize the total 
energy scavenged and delivered to the energy storage element. Fig. 3.15 shows data from 
Fig. 3.4(b) in terms of tracking efficiency, ηtracking, versus the percentage deviation from the 
optimal load resistance. This figure indicates that the emulated resistance can vary 20 % from the 
 
 
Figure 3.15: Tracking efficiency, ηtracking, versus the percentage delta from the optimal load resistance. The 
efficiency loss is less than 5 % for load resistances within 20 % of the optimal value. 
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optimal load resistance and still achieve a tracking efficiency above 95 %. Therefore control 
parameter accuracy can be sacrificed for reduced control power consumption.  
 In some electromagnetic environments with large variations in incident RF power 
densities, an adaptive microcontroller based approach [100] with the ability to fine-tune the 
converter control parameters (k, t1, Thf) to optimize converter efficiency may be required.  In 
some other environments, where the range of variation is smaller and there is insufficient control 
head room, a simple fixed-timing solution could be ideal.  The latter is presented in Section 3.5. 
3.4.3 Synchronous Rectification 
The power loss analysis presented in the previous sections focus on power losses with a 
MOSFET-Diode asynchronous switching topology.  The power loss due to the diode voltage 
becomes more significant as the input power level and current increases.  In this situation, 
synchronous rectification could be used to improve power stage efficiency at the expense of 
increased complexity in the control circuitry.  Synchronous rectification uses a P-channel 
MOSFET, Q2, instead of the diode, D1, as the secondary switch (both are shown in Fig. 3.6).  
The switching and conduction losses in the power stage then become: 
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and 
( ) kIRIRIRP rmsQonrmsQonrmsLesrLcond ⋅⋅+⋅+⋅= 2 ,22_2 ,11_2,, , (3.48) 
where 
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The increased complexity in the control circuitry for synchronous switching in pulsed fixed-
frequency DCM operation comes from generating the gate-drive waveform, vgate_2, for the P-
channel MOSFET, Q2.  The required gate-drive waveforms for both devices are shown in 
Fig. 3.16.  One possible solution to generate vgate_2 is to place a comparator across Q2 with D1 
still in place as was shown in [100].  Once Q1 turns off, the diode begins to conduct as in 
asynchronous switching.  However, once the forward voltage drop of D1 is applied across the 
comparator terminals, it turns on Q2 and the current flows through the lower impedance, Ron_2 
path.   This solution would be a relatively simple addition to the basic control circuitry of 
Section 3.4.2.  However, a fast comparator to minimize propagation delay and maximize the 
advantage of using synchronous switching could have significant power requirements.  In 
addition to this, the comparator would have to be selected, or designed, carefully and analog 
switches may be required to avoid false triggers, especially due to DCM ringing. 
 
 
Figure 3.16: MOSFET gate-drive waveforms required for synchronous switching. The complexity arises for DCM 
operation where the P-channel device has to be turned off as soon as the inductor current reaches zero. 
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3.5 Boost Converter Design Example 
The choice of parameter settings for the given converter is based on the expected range of input 
power levels, desired emulated resistance, and output voltage. A power converter design 
example is given in the following sections using the power loss analysis presented previously.  
First, the energy scavenging environment is defined and then the discrete components and 
control circuitry are selected to maximize the energy delivered to the energy storage element. 
3.5.1 System Definition 
In this design example, the 2.4 GHz, 6 cm x 6 cm, dual-polarized patch rectenna shown in 
Fig. 3.4(a) is used to receive energy from a known transmitted source.  The system is designed 
for the power levels 100 µW to 1 mW.  From the power characteristics of the RF rectenna in 
Fig. 3.4(b), the power management circuit is required to emulate a resistance in the range of 
700 Ω – 800 Ω.  The energy storage element selected for this system is a 4.2 V thin film lithium 
battery. The wireless sensor load consumes as much power as is available by varying its 
sampling and transmission rates.   
 Given the range of available input power, optimal load resistance, and battery selection, 
the input voltage is expected to be much less than the output voltage.  Therefore a boost 
converter topology is selected for the high step-up efficiency.  Pulsed fixed-frequency DCM 
operation with asynchronous switching is used for its simple control circuitry.  As Vo >> Vin, the 
emulated resistance value stays relatively constant with varying input power according to (3.14). 
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3.5.2 Discrete Component Selection 
To control the converter, an HF oscillator and an LF oscillator are used with emphasis on the 
selection of components with the lowest power consumption.  The selected control circuitry is 
shown in Fig. 3.17. 
 The HF resistor-set oscillator (LTC6906) has a fixed duty cycle (50%).  This duty cycle 
ensures DCM operation for Vo / Vin > 2.  With the fixed duty cycle, adjusting the frequency, 1/Thf, 
 
 
Figure 3.17: Schematic of discrete transistor-diode boost converter.  Control circuitry consists of a LF oscillator that 
directly powers the HF oscillator.  The HF oscillator output drives the N-Channel MOSFET Q1 for pulsed fixed-
frequency DCM operation. 
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changes the value of t1 = Thf / 2 and thus the emulated resistance of the converter only has three 
control parameters: 
kt
LR DCMboostem
⋅
⋅
=
1
,,
4
. (3.50) 
The power consumption of the LTC6906 HF oscillator is the value used as Ppwm in the power 
loss calculations in (3.46).  Note that for the remainder of this chapter, Rem = Rem,boost,DCM. 
 To perform the pulsing operation of the converter, a LF oscillator is built around a low 
power comparator (LMC7215) that generates LF_out and directly powers the LTC6906 HF 
oscillator. 
 Although the frequency of the LF oscillator does not affect the value of the emulated 
resistance, it does determine the size of the input filter capacitor required to meet a voltage 
ripple, ∆vin, specification.  This dependence is expressed in the following equation (assuming 
50% HF duty cycle as in this design): 
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The ability of a wireless power source to supply instantaneous current is limited. Therefore, most 
of the instantaneous energy supplied to the converter during high frequency switching transitions 
comes from the input filter capacitor.  Due to this constraint, Tlf has to be included in the design 
considerations. Note from (3.46) that Pfix and Ppwm are power losses that are functions of the 
oscillation frequency and positive duty cycle.  Thus, tsettle sets a limit on how small the low 
frequency period, Tlf, can be. With these considerations in mind, there is trade-off between the 
choice of Tlf, Cin, and acceptable Pctrl given an allowable percentage voltage ripple, ∆vin/Vin 
selected for the design, as shown in (3.51). Note that a large input voltage ripple may cause the 
power source to operate away from the MPP for a significant portion of Tlf and therefore reduce 
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the tracking efficiency. 
 The selected discrete power devices are also shown in Fig. 3.17. The diode, D1 
(BAT43WS), is selected to minimize the conduction loss due to its forward voltage drop.  The 
selection of the N-channel MOSFET, Q1 (Si1563EDH), is a trade-off between the on-resistance 
that contributes to conduction losses and the MOSFET gate-charge and output capacitance that 
contribute switching power losses.  When selecting the size of Q1, the gate-drive requirement is 
also considered.  In the design shown in Fig. 3.17, the gate is driven directly from the output of 
the LTC6906. 
 Next, to select the value for the filter inductor in the converter, the properties of the 
discrete components thus far are used in power loss simulations using (3.39-46).  An inductor 
part series is first selected (DSC1608C) so that a value of RL,esr that is a function of L can be used 
in the simulations.  The selection of the part is based on a trade-off between physical size and 
RL,esr.  Table 3.2 provides a summary of the parts and parameters used in the simulations. 
 
 
Component Part number Comments 
MOSFET 
(N-Channel in complementary 
package) 
Si1563EDH 
Ron = 0.344 Ω 
Qg = 650 pC 
Coss = 35 pF 
Schottky Diode BAT43WS VD = 0.26 V 
HF Oscillator LTC6906 Iss = 12 µA (@ 100 kHz) 
LF Oscillator Comparator LMC7215 Iss = 0.7 µA 
Inductor DS1608C series RL,esr ≈ 6 x 103 x L 
 
Table 3.2: Components used in boost converter design. 
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3.5.3 Power Loss Simulations 
Given a converter input power level, Prect_out, changes in power loss are calculated as L and t1 are 
swept over a range of values and k is solved for so that the approximate desired Rem = 750 Ω is 
achieved.  After these simulations are run at different power levels, the converter efficiency, 
ηconverter, is analyzed as a function of t1 and L.  Fig. 3.18(a) shows a plot of the maximum 
achievable efficiency as a function of L, with t1 solved at each point to achieve maximum 
efficiency.  The family of plots in Fig. 3.18(a) show that an inductance value in the range of 
100 µH to 200 µH is optimal. Therefore, an inductance of L = 220 µH is selected for this 
converter design (based on available discrete components).  
Next, the calculations are re-run with the fixed L to select the appropriate t1, as shown in 
Fig. 3.18(b).  The value of k is then determined by the desired Rem.  The selection is optimized 
for the lower power levels due to the emphasis of this work on demonstrating RF energy 
scavenging at very low SRF.  Parameters t1 and k are chosen to be 18 µs and 0.06 respectively. 
Figure 3.19 shows a chart of the loss budget of the transistor-diode boost converter with 
the selected parameter values.  As expected, the conduction losses dominate at the higher input 
power levels due to the increased currents, and control losses dominate at the lower input power 
levels.  Of the three conduction loss components, Pron,1 (transistor on-state resistance), PL,esr 
(inductor equivalent series resistance), and PD1 (diode forward voltage), the diode forward 
voltage is the main cause of the power losses.  However, PD1 is not sufficiently high at the lower 
power levels to justify the additional control losses that would be introduced by using a 
synchronous rectifier. Pctrl is fixed and is approximately 20 µW. 
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(a) 
 
(b) 
 
Figure 3.18: Simulations at multiple converter input power levels, Prect_out for: (a) maximum possible converter 
efficiency, ηconverter, as a function of L, and (b) estimated ηconverter as a function of t1 with fixed L = 220 µH. 
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3.5.4 Experimental Results 
The RF energy scavenging system shown in Fig. 3.17 was built and tested [103] using the 
components from Table 3.2, the 2.4 GHz dual polarized patch rectenna shown in Fig. 3.6(a), and 
a 4.2 V, 400 µAh thin film battery from Front Edge Technologies. The battery was selected for 
its small form factor, trickle charge capability, and low leakage.  The presence of the battery 
fixes the output voltage, Vo (measured at Vo = Vbatt = 4.15 V during experimentation).  The 
converter parameters are: 1/Tlf = 250 Hz, Cin = 20 µF, ∆vin/Vin = 20%, L = 220 µH, t1 = 22.4 µs, 
and k = 0.0483.  Note that the values for t1 and k are slightly different than the design 
optimization due to the inability to precisely set k and an accompanying t1 with available low 
power discrete components.  Revisiting Fig. 3.18(b), there is a minimal decrease in expected 
 
Figure 3.19: Power loss distribution of transistor-diode boost converter at a range of input power levels to the 
converter from the rectenna, Prect_out. The control losses dominate at lower input power levels. 
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efficiency due to the new t1. The limitations are due to the selection of Cin and the corresponding 
Tlf requirement to achieve an acceptable input voltage ripple. 
The converter is tested over a range of far-field RF input power densities, SRF, by 
sweeping the transmitted RF power to the rectenna using a calibrated setup in an anechoic 
chamber as shown in Fig. 3.20(a) with an image of the converter in Fig. 3.20(b). High precision, 
calibrated multi-meters (Agilent 34411A) are used to measure the input and output voltages and 
currents of the boost converter as shown by the voltmeter and ammeter symbols in Fig. 3.20(a). 
The output current is measured as shown between Vo and Vbatt and the controller is powered from 
Vo. Therefore, the measured output power, Pscavenge, is the total scavenged output power taking 
into account all losses in the control circuitry. 
 Figure 3.21 shows captured oscilloscope waveforms of the switch-node voltage, Vsn, the 
LF oscillator output, LF_out, and the HF oscillator output, vgate_1, of the converter at 
SRF = 50 µW/cm2. Note that the HF oscillator settling time, tsettle, is about the same length as kTlf, 
which limits the ability to reduce control losses Pctrl at low k values as shown in Fig. 3.21(a). The 
ringing in Vsn seen in Fig. 3.21(b) shows a small additional switching loss associated with 
reverse recovery of the diode D1 when operating in DCM. Also, switching losses due to Cgd are 
negligible in DCM due to the low value of Vin. 
 Experimental results are tabulated in Table 3.3 with Fig. 3.22 showing a plot of ηconverter 
and Pscavenge versus SRF. The emulated resistance behaves as desired and the converter achieves a 
tracking efficiency ηtrack between 85 % - 92.8 %.  The discrete circuitry prevents finer tuning of 
the emulated resistance and thus a higher ηtrack.  It is worth noting that at the lowest input power 
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 of Prect_out = 22.95 µW (corresponding to ~30 µW/cm2 incident RF power density), the system is 
still able to scavenge 8.3 µW to trickle charge the battery (with Vbatt = 4.15 V). The energy 
scavenging system presented in this section is used in a wireless sensor application as presented  
 
 
(a) 
 
(b) 
 
Figure 3.20: (a) Experimental setup for RF energy scavenging with RF transmission in an anechoic chamber. 
(b) Image of boost converter built from commercially available discrete components. 
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(a) 
 
(b) 
 
Figure 3.21: Experimental boost converter results at SRF = 50 µW/cm2, Vin = 0.44 V, Vo = 4.15 V: a) Ch1 – Switch-
node voltage waveform Vsn.  Ch2 – LF oscillator output, Vlf.    b) Ch1 – Switch-node voltage waveform, Vsn.  Ch2 –
Q1 gate-drive waveform (HF oscillator output, Vhf). 
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in [34]-[35].  The application demonstrates operation of a wireless patient activity level monitor 
that samples and transmits temperature, skin resistance and 3-axis motion and position at 
variable sample intervals based on available power from the scavenger. At the slowest sampling 
rates (sample intervals greater than 10 s), the wireless monitor requires less than 5 µW for 
reliable operation. When there is insufficient incident RF power to charge the battery, the 
microcontroller in the wireless monitor can also shutdown the energy scavenging power 
management circuitry to save on control power losses. 
3.6 Summary 
Low power RF rectennas are shown to exhibit maximum power points at near constant optimal 
DC load resistance over a decade of output power, Prect_out. In this chapter multiple switch-mode 
power supply topologies were investigated in open-loop pulsed operation modes such that they 
would emulate the optimal DC load resistance of the RF rectenna.  A boost converter topology 
operating in open-loop pulsed fixed-frequency DCM is analyzed in detail.  This topology and  
SRF 
(µW/cm2) 
ηRF_conversion 
(%) 
ηtrack 
(%) 
ηconverter 
(%) 
ηsystem 
(%) 
M = Vo/Vin 
(Vo = 4.15 V) 
Pscavenge 
(µW) 
30 2.5 85 36.2 0.8 30.7 8.3 
35 8.6 86.4 53.8 4.0 15.3 50.2 
40 10.5 86.1 65.4 5.9 12.9 85.1 
45 12.4 90.1 69.2 7.7 10.9 125.3 
50 14.7 92.8 70.2 9.6 9.4 172.6 
55 17.4 89.5 73.8 11.5 8.4 227.8 
60 19.3 90.3 74.7 13.0 7.7 281.4 
65 21.6 90.7 75.6 14.8 7.0 346.5 
70 24.6 87.9 77.1 16.7 6.4 420.0 
 
Table 3.3: Experimental results with discrete boost converter. 
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operation mode combination are selected due to the low output voltages of the RF rectenna at 
low incident power densities that require efficient boosting by the power management circuitry. 
The converter control variables, t1, k, L, flf, and Cin are selected based on a detailed efficiency 
analysis to minimize power losses and achieve the desired emulated resistance. Experimental 
results are presented for an RF energy scavenging system comprising a 2.4 GHz dual linearly 
polarized 6 cm x 6 cm patch rectenna, boost converter and controller designed with 
commercially available components, and a 4.2 V thin-film Lithium battery. The results 
demonstrate system operation with Pscavenge ranging from 420 µW to 8 µW for a rectenna output 
Prect_out ranging from 545 µW to 23 µW, respectively. Tracking efficiencies of 85 % - 92.8 % are 
achieved over the full range of Prect_out. A comparison between the theoretical converter 
efficiency versus experimental ηconverter showing a good match is given in Fig. 3.23. The 
proposed resistor emulation approach to low power energy scavenging provides a simple 
 
Figure 3.22: Experimental results of converter efficiency (ηconverter) and power scavenged by the system (Pscavenge) as 
a function of incident RF power density (SRF). 
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solution for maximizing output power in scavenging applications with variable source power. 
 However, the use of commercially available discrete components limits the energy 
scavenging system efficiency at ultra-low power levels.  Therefore, a custom energy scavenging 
integrated circuit (IC) is designed to enable energy scavenging at input levels below 1 µW with 
programmable timing to optimize system efficiency over a range of low input power levels. 
  
 
  
 
Figure 3.23: Theoretical versus experimental results of converter efficiency (ηconverter). 
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Chapter 4 
ASIC Implementation of Resistor Emulation Based Energy 
Scavenger 
The previous chapter presented the control of a number of switch-mode power supply topologies 
such that they present a positive resistive load to the input source for efficient energy scavenging. 
This method is also known as resistor emulation and is advantageous at ultra-low power levels 
where traditional maximum peak-power tracking techniques cannot be used due to their high 
power consumption or high input voltage requirement. 
The resistor emulation design example in Chapter 3 is able to enable a wireless sensor to 
function indefinitely at input power levels as low as 100 µW. However, systems built from 
commercially available discrete parts are limited by a minimum input power level before the 
converter itself consumes more power than the wireless sensor.  This chapter presents an ultra-
low power application specific integrated circuit (ASIC) for energy scavenging that provides a 
programmable range of input resistance for optimal matching to energy sources and transfers the 
energy with high efficiency to a range of typical battery voltages. The emulated input resistance 
and parameters used to achieve that resistance can be fixed or varied digitally depending on the 
attached wireless power source and input power level to maximize converter efficiency and 
power delivered to the output. 
Section 4.1 provides a block-level overview of the energy scavenging IC.  The following 
three sections provide details on the key circuit components within the IC including the resistor-
less sub-threshold current source and low-frequency (LF) and high-frequency (HF) oscillators. In 
Section 4.5, experimental results of current source output and oscillator timing from the 
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fabricated IC are presented.  The resistor emulation capability of the energy scavenger IC and 
use of the IC with a microcontroller are also discussed. 
4.1 IC Overview 
As was presented in the previous chapter, the boost converter can be controlled using two simple 
oscillators (Fig. 3.14) such that it operates in pulsed fixed-frequency DCM.  Figure 4.1(a) shows 
a block level overview of the energy scavenger IC.  A sub-threshold current source provides a 
nanoamp base bias current, Ibase, to current mirrors that then provide bias currents to the LF and 
HF oscillators and other components throughout the IC. The output of the LF oscillator, LF_out, 
enables the HF oscillator during the kTlf time interval.  The output of the HF oscillator, HF_out, 
is then passed through non-overlapping gate-drive circuitry that provides the gate-drive signal, 
 
 
Figure 4.1: (a) Block diagram showing the main components of the energy scavenging. Digital inputs control the 
timing parameters of the oscillator outputs, LF_out and HF_out, as well as sub-threshold current source output and 
IC shutdown. 
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vgate_1, for the on-chip N-channel MOSFET. The drain of this on-chip N-channel MOSFET is an 
analog power pin, DRAIN, of the energy scavenger IC. The source node of this device is tied to 
an analog GND pin next to DRAIN.  With these connections, the energy scavenger IC can be 
used in either a boost or non-inverting buck-boost converter topology as is shown in Fig. 4.2. 
The on-chip power MOSFET and gate-drive circuitry are sized to minimize overall power 
consumption following [104]. 
 The secondary switch, typically a schottky, and the filter inductor are external to the 
energy scavenger IC. To maintain the quiescent power consumption of the IC below 1 µW, it is 
designed only for asynchronous switching, and does not contain a secondary on-chip P-channel 
MOSFET and associated control circuitry for asynchronous switching. The remaining pins on 
the energy scavenger IC consist of digital inputs and test points for the oscillators.   
      
 
(a) 
 
 
(b) 
 
Figure 4.2: (a) The on-chip N-channel power MOSFET in a boost topology and (b) a non-inverting buck-boost 
converter. 
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 The simplified emulated resistance equation for a boost converter (3.14) operating in 
pulsed fixed-frequency DCM (and Vo >> Vin) from the previous chapter is repeated below: 
kt
TL
R hfDCMboostem
⋅
⋅⋅
= 2
1
,,
2
. 
 
Note, for the remainder of this chapter, Rem = Rem,boost,DCM. The parameters that determine this 
emulated resistance other than the inductor in the power stage, L, are determined via external 
digital inputs.  The primary switch on-time, t1, and high frequency period, Thf, are set with 
T<4:0>.  The pulse duty cycle, k, is controlled by K<4:0>.  The following sections provide 
details on each of the major circuit components including the use of the other digital inputs. The 
range of programmable parameters via the digital inputs is set in order to maximize the system 
efficiencies stated in Equations (3.1) and (3.3)-(3.5). This includes being able to emulated a large 
range of emulated resistances in order to optimize tracking efficiency with timing parameters 
that maximize converter efficiency. The energy scavenger IC is also designed to operate with a 
range of battery voltages as the power supply for the IC. 
 
4.2 Resistor-less Sub-threshold Current Source 
The sub-threshold current provides an ultra-low base current (Ibase) to the rest of the circuitry in 
the energy scavenger IC. This base current is designed to have a minimum value of 1.8 nA and is 
adjustable up to 10 nA.  This current magnitude is controlled by digital inputs to the energy 
scavenger IC, ICTL<2:0>.   The design of this current source is important as it is the basis of the 
ultra-low power consumption capabilities of the IC.  The next sub-section discusses the design of 
the current source, followed by the predicted temperature and power supply sensitivity.  
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4.2.1 Design Considerations 
This sub-section focuses on the design of the resistor-less sub-threshold current source. The 
schematic for this circuit is shown in Fig. 4.3. The design is required to be resistor-less as the 
output is intended to be in the nanoamp range and to achieve this current level, sub-threshold 
device operation is needed. Here the transistor MN4 operates in the triode/linear region and 
behaves as the bias current setting resistor in standard CMOS current references.  The transistors 
MN1 and MN2 operate in the sub-threshold region and therefore have larger aspect ratios. The 
design procedure is based off the resistor-less ultra-low current source of [105]. To begin 
analysis, basic MOSFET device current equations are required.  These are shown for the 
different modes of operation of the MOSFET that are used in the current source design.  Note 
that the aspect ratios of the devices is Ay = (W/L)y.  Also to simplify initial analysis, the current 
 
 
Figure 4.3: Resistor-less Sub-threshold current source. ICTL<2:0> selects the magnitude of the output current.  
Devices MS1-MS4 are the boot-strap circuit for the current source. 
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scaling block and additional current branches (Mpy) are initially ignored and thus the scalable 
current I3 = n x I3. 
 
Active/Saturation operation mode: 
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Triode/Linear operation mode: 
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Next, assuming that both NMOS devices MN1 and MN2 are in the sub-threshold operation region, 
the solution for the source voltage, Vx, of MN1 which is also the drain voltage of the NMOS 
device operating in the triode region, MN4, is given below: 
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Since both MN1 and MN2 are NMOS devices, their process parameters are considered equal and 
are cancelled out.  Given that the PMOS devices MP1 and MP2 are in the active region, the ratio 
of currents becomes a ratio of aspect ratios.  The voltage Vx can then be expressed as: 
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Next, the expressions for the currents I1 and I3 through devices MN3 in active operation region 
and MN4 in triode operation region respectively are: 
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With the gate voltages of MN3 and MN4 and MP1 and MP3 being equal and assuming equal 
process parameters, I1 is found to be: 
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Using the quadratic equation, I1 is solved to be: 
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Therefore the base output current of the sub-threshold current source is: 
1
1
0 I
A
AI
P
P
base = . (4.10) 
 
The aspect ratio of all the devices in the sub-threshold current source is selected in order for Ibase 
to be the desired amount and to ensure the devices operate in the designed operation modes.   
 The effect of the addition of the current scaling block and the additional current branches 
(MPy) can simply be equated to an increase in the aspect ratio AP3 to AP3 + APy.  The aspect ratios 
of each device that determines the output current in the sub-threshold current source design are 
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given in Table 4.1. As was previously mentioned, the digital inputs to the energy scavenger IC, 
ICTL<2:0>, set the output current of the current source from 1.8 nA to 20 nA. This is 
accomplished by adjusting the current fed into the transistor MN3  which in turn sets the drain-to-
source resistance of MN4 and subsequently the current out of MP0. 
 The signal SHTDN in Fig. 4.3 is set high when the digital inputs to the energy scavenger 
IC EN<1:0> = 00.  When SHTDN is high, the current source is disabled and the IC is brought 
into a shutdown mode. The shutdown block in Fig. 4.3 consists of switches that ensure that the 
current source is turned off. When the IC is re-enabled, a boot-strap circuit (devices MS1 – MS4) 
with an operating current of 100 pA restarts the current source in 7 ms.  Due to the ultra-low 
quiescent current requirement of the boot-strap circuit, a supply voltage of 1.95 V is required to 
start-up the current source.  However, once the IC is enabled, it can operate down to supply 
voltages of 1.4 V.  The minimum startup voltage was designed based on the application of 
extending battery life in wireless devices, where 2 V is a typical minimim voltage for reliable 
operation of lithium based rechargable batteries. The IC would have to be modified with an 
internal charge pump to startup with zero initial energy in the battery. 
 A set of Monte Carlo simulations of the current source  resistor-less sub-threshold current 
Device Aspect Ratio (W/L) Operation Mode 
MN1 4 µm / 20 µm Sub-threshold 
MN2 8 µm / 20 µm Sub-threshold 
MP1, MP2 2 µm / 150 µm Active/Saturation 
MP0 5 µm / 150 µm Active/Saturation 
MN3 1 µm / 500 µm Triode/Linear 
MN4 1 µm / 300 µm Active/Saturation 
MP3 - MPy 2 µm / 150 µm - 5 µm / 150 µm Active/Saturation 
 
Table 4.1: Pertinent device aspect ratios and operation modes for sub-threshold current source. 
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souce is shown in Fig. 4.4.  The simulations are across process and matching variations with the 
supply voltage at 3.3 V and ICTL<2:0> = 000. The mean current output is 1.8 nA as designed 
with a standard deviation of 0.15 nA. The sensitivity of the current source to the power supply 
voltage and the temperature coefficient are discussed in the next section. 
4.2.2 Temperature and Power Supply Sensitivity 
The energy scavenger IC is designed to operate over a range of battery voltages and therefore a 
discussion of power supply sensitivity is required. The deviation from the base bias current of 
1.8 nA due to the large supply voltage variations from 2 V to 5 V is expected to be within 10 %. 
Although the output of the current source provides the bias current for most of the circuitry on 
the IC, this percentage difference is considered acceptable because the high-frequency oscillator 
 
Figure 4.4: Histogram of resistor-less sub-threshold current source at VDD = 3.3 V and ICTL<2:0> = 000.  The 
mean output current is 1.8 nA with a standard deviation of 0.15 nA. 
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circuitry discussed in the following section is inherently very dependent on the supply voltage. 
Therefore, the design of the high-frequency oscillator includes timing changes due to supply 
voltage variations along with bias current changes. 
 The energy scavenger IC is expected to operate for a variety of applications and therefore 
a large range of ambient temperatures. As the current consumption of the IC is designed to be 
ultra-low, there is not expected to be significant additional heating due to on-chip current flow. 
From Equation (4.9) the temperature coefficient of the current source is expected to be: 
( ) ( ) ( )Toxnbase
base
base VTCFcTCFT
I
I
ITCF ⋅+≈
∂
∂
= 21 µ , (4.10) 
TCF(Ibase) = +1600 ppm/oC.  
The above calculation assumes values of TCF(VT) = +3300 ppm/oC and 
TCF(µncox) = -5000 ppm/oC from process parameters. Note that the temperature coefficients of 
the oxide and depletion capacitances are considered equal. The temperature coefficient of the 
energy scavenger IC could be improved with additional circuitry.  However, this would typically 
require a higher current consuming block which is not desirable or required. 
4.3 Oscillator Circuits 
The oscillator circuitry on the energy scavenger IC is designed to minimize control power 
consumption while generating the required signals to operate the switch-mode power supply in 
pulsed fixed-frequency DCM for resistor emulation. These required outputs of the HF oscillator, 
HF_out, and LF oscillator, LF_out are shown in Fig. 4.5. The HF and LF oscillators operate with 
different basic circuit designs, but both use heavily current starved circuitry to control timing. 
 85
The timing parameters t1, THF, and k are adjusted by changing the scaling of Ibase from the 
resistor-less sub-threshold current source presented in the previous section.  Further details of 
each of the HF and LF oscillators are presented in the following sub-sections. 
4.3.1 High-frequency Current-starved Ring Oscillator 
The HF oscillator generates a signal HF_out, shown in Fig. 4.5, with an on-time of t1, where 
2 x t1 = Thf.  The t1/Thf ratio is the same as the one used in the design example in the previous 
chapter. It is selected as part of the ring oscillator design and to enusre DCM operation for a 
large range of emulated resistances and ultra-low input power levels that the IC is specifically 
designed towards.  This signal is then passed to the on-chip power MOSFET gate-drive circuitry. 
With the high frequency period a fixed multiple of t1, the equation for the emulated resistance 
can be simplified.  Equation (3.40) is repeated below: 
 
 
Figure 4.5: High-frequency and low-frequency oscillator output waveforms.  The HF oscillator output is held low 
when the LF oscillator output is low. 
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where 
where outin VV << .  
 
The simplified schematic of the HF oscillator is shown in Fig. 4.6. The current IHF 
provides the base bias current for each of the elements in the current-starved ring-oscillator.  This 
current is a scaled version of Ibase, the output of the current source. The ring oscillator bias 
current can be scaled further by the digital inputs HF<6:0> that combine a block of current 
mirrors. The value of HF<6:0> is decoded from external digital inputs T<4:0>.  Increasing the 
bias current for the current starved devices in the ring oscillator increases the oscillator switching 
frequency. The final element in the ring oscillator is a NAND gate to allow for enabling and 
disabling of the oscillator.  This enable pin is gated by the output of the LF oscillator and 
 
 
Figure 4.6: Simplified high-frequency oscillator schematic. External digital inputs, T<4:0>, determine the amount 
of current fed into the ring oscillator.  Higher currents result in smaller t1 values. 
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therefore the final output of the HF oscillator, HF_out, is the required gate-drive signal for 
pulsed fixed-frequency DCM. 
The HF oscillator consists of three ring oscillators that are designed specifically for three 
battery voltages: 2.5 V, 3.3 V, and 4.15 V.  The current scaling block remains the same and the 
digital inputs EN<1:0> select the oscillator to be used. A schematic showing the individual 
element of each ring oscillator is shown in Fig. 4.7.  If a specific ring oscillator is selected, the 
EN_OSC signal for that oscillator enables current to the elements and LF_out is routed to the 
enable pin of the oscillator.  The other ring oscillators are disabled and consume no current. 
Along with the magnitude of the current fed into the ring oscillator, the size of the 
devices in the element and the number of elements in the ring determine the oscillator frequency. 
These values for the three ring oscillators are summarized in Table 4.2. 
To determine the range of transistor on-times, t1, that the HF oscillator is capapble of 
generating, a coarse power analysis is performed similar to the one done in the previous chapter. 
 
 
Figure 4.7: Schematic of individual inverter cells and current biasing devices within a ring oscillator. When the LF 
oscillator output is low, the inverter cells are de-biased and the HF oscillator output is held low. 
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Design targets for the converter efficiencies at various input power levels below 100 µW over a 
range of emulated resistances are used in order to set the range of t1 to be 0.5 µs < t1 < 80 µs 
(12.5 kHz < fHF < 1 MHz).  Each of the three ring oscillators are designed to have the same range 
of transistor on-time at their designed for supply voltages.   
Monte carlo simulations predict a standard deviation of no greater than 4 % for all 
frequencies.  The non-linearity of the each oscillator is less than 1 %. Figure 4.8 is a histogram 
presenting the results for simulations across process and matching variations with the supply 
voltage at 3.3 V (EN<1:0> = 10), ICTL<2:0> = 000, and T<4:0> = 11100. The designed t1 in 
this case is 10 µs. The mean is 9.94 µs with a standard deviation of 0.4 µs. Note that these 
simulations are run with a fixed Ibase = 1.8 nA and thus focus on the performance of the HF 
oscillator alone.  
The following section presents details on the LF oscillator that provides the enable and 
disable signal, LF_out for the HF oscillator discussed in this section. 
 
Ring Oscillator Number of Elements Aspect Ratios (W/L) 
2V 
 
EN<1:0> = 01 
15 
MPSx: 9 µm / 4 µm 
MPIx: 6.5 µm / 1.5 µm 
MNIx: 2.25 µm / 1.5 µm 
MNSx: 3 µm / 4 µm 
3P3V 
 
EN<1:0> = 10 
15 
MPSx: 9 µm / 4 µm 
MPIx: 4.2 µm / 1.5 µm 
MNIx: 1.2 µm / 1.5 µm 
MNSx: 3 µm / 4 µm 
4P2V 
 
EN<1:0> = 11 
15 
MPSx: 9 µm / 4 µm 
MPIx: 3 µm / 1.5 µm 
MNIx: 1 µm / 1.5 µm 
MNSx: 3 µm / 4 µm 
 
Table 4.2: Ring oscillator device sizing for three battery voltage settings. 
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4.3.2 Low-frequency Oscillator 
The low-frequency (LF) oscillator block generates a clock signal, LF_out (Fig. 4.5), with an 
adjustable duty cycle, k, that pulses on and off the HF oscillator. A simplified schematic of the 
LF oscillator is shown in Fig. 4.9. The oscillator uses a current control block to set the charge 
and discharge rate of a capacitor, CLF = 153 pF, that increases and decreases the voltage on the 
capacitor respectively. The capacitor voltage varies within the hysteresis band of the Schmitt 
trigger shown in Fig. 4.10. 
 As with the HF oscillator, all the circuitry is heavily current-starved in order to keep the 
power consumption of the energy scavenger IC minimal. The current ILF is scaled from the base 
current generated by the resistor-less sub-threshold current source.  The parameter k is adjusted 
 
Figure 4.8: Histogram of HF oscillator output at VDD = 3.3 V (EN<1:0> = 10), ICTL<2:0> = 000, and 
T<4:0> = 111000. The designed for transistor on-time, t1, is 10 µs. The mean is 9.94 µs and the standard deviation is 
0.4 µs. 
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via the digital inputs LF<5:0>. The value of LF<5:0> is decoded from external digital inputs 
K<4:0>.  The digital bit LF<5> = T<4> selects between one current control block for high values 
of k and another one for low values of the low-frequency duty cycle.  
 Two current control blocks are present in order to allow for more precise control of the 
difference in capacitor charging and discharging current over the full range of k. In each of the 
two current control blocks, the capacitor charge current is set such that the HF oscillator is 
powered on long enough to output a sufficient number of switching periods for the converter to 
operate adequately.  In other words, the pulsed period, kTlf, should be close to a multiple of 
Thf = 2 x t1 to minimize emulated resistance error. The charge current remains fixed to maintain a 
positive pulse width of 600 µs for K<4> = 0 and 1500 µs for K<4> = 1.  
 The remainder of the LF digital inputs, K<3:0>, are used to change the amount of current 
that discharges CLF and thus adjust the value of k. With the fixed pulsed width, the frequency of 
the LF oscillator varies as k changes. The full range of k is from 0.03 to 0.90 with a higher 
 
 
Figure 4.9: Simplified low-frequency oscillator schematic. The currents charging and discharging the capacitor CLF
are controlled via digital inputs K<4:0> to determine the LF duty cycle, k. 
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resolution at the lower end.  The oscillator is designed this way as the low-frequency duty cycle 
is expected to be low in ultra-low power energy scavenging applications.  
 An additional digital input, HUND is used for k = 1 when there is no pulsing operation 
required. This bit disables the LF oscillator and provides the HF oscillator with a constant signal 
that keeps the HF oscillator enabled and thus switching the on-chip power MOSFET at all times. 
 The non-linearity of the discharge period is less than 0.25 % and from Monte Carlo 
simulations, the standard deviation of a given k is, at worst, 2.3 %. Figure 4.11 shows a 
histogram of the simulation results for Vdd = 3.3 V, ICTL<2:0> = 000, and K<4:0> = 01110. The 
designed k in this case is 0.26. The mean is 0.26 with a standard deviation of 0.005. The next 
section discusses the other notable circuitry in the energy scavenger IC design. Note that these 
 
 
Figure 4.10: Schematic of the current-starved Schmitt trigger. The bias currents determine the hysteresis band of the 
Schmitt trigger that the LF oscillator capacitor voltage moves within. 
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simulations are run with a fixed Ibase = 1.8 nA and thus focus on the performance of the LF 
oscillator alone. 
 
 The HF and LF oscillators combine to generate the required waveform to eventually 
drive the on-chip power MOSFET.  The following section summarizes the other notable circuitry 
in the energy scavenger IC. 
4.4 Additional Circuits 
The additional features in the energy scavenger IC include a non-overlapping MOSFET gate-
drive chain and specific MOSFET sizing for the ultra-low power energy scavenging application.  
The following subsections provide a brief summary of the circuitry. 
 
Figure 4.11: Histogram of LF oscillator output at VDD = 3.3 V, ICTL<2:0> = 000, and K<4:0> = 01110. The 
designed for low-frequency duty cycle, k, is 0.26.  The mean is 0.26 with a standard deviation of 0.005. 
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4.4.1 Non-overlapping Gate-drive Circuitry 
In the energy scavenger IC, non-overlapping gate-drive circuitry is required within the gate-drive 
chain in order to eliminate IC power consumption from shoot-through currents. This non-
overlapping gate-drive circuitry is shown in Fig. 4.12. The input to the circuit is the output, 
HF_out, of the HF oscillator presented in Section 4.2. This signal is then propogated to 
additional current-starved circuitry to generate signals, vgate_PD and vgate_ND. These signals drive 
MPD and MND respectively such that both are never conducting at the same time, thus eliminating 
shoot-through current in the gate-drive chain. The output of the circuit, vgate_1, then drives the on-
 
 
Figure 4.12: Non-overlapping gate-drive circuitry to prevent cross-conduction between MPD and MND. 
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chip N-channel power MOSFET as shown in Fig. 4.1. 
4.4.2 On-chip MOSFET Sizing 
The design of the on-chip power MOSFET, Q1, is important to minimize power losses in the 
power stage along with the power consumption of the energy scavenger IC at sub-100 µW input 
power levels. The optimization is done with a modified process similar to that shown in [104] 
and is presented in more detail in Appendix B. The process determines the sizing of the power 
MOSFET and gate-drive tapering while considering conduction versus switching losses in Q1 as 
well as the gate charging and discharging current required in the driver chain. The end design for 
Q1 has an on-resistance of Rds_on = 2.1 Ω and an estimated gate capacitance of Cgs = 1.19 pF. 
 
The total power loss of the energy scavenger IC is simulated for a possible set of timing 
parameters to be used later in this chapter to scavenge energy from an RF rectenna in the sub-
100 µW input power range. These timing parameters are t1 = 10 µs and k = 0.26.  The power loss 
distribution in the energy scavenger IC is presented in Fig. 4.13. The power consumption of the 
digital decoder block is considered negligible. The HF oscillator consumes a significant portion 
of the power losses in the design at this low-frequency duty cycle. In order to maximize the total 
energy scavenged in the system, the power losses of the energy scavenger IC are characterized 
experimentally and then used in design methodology similar to that presented in the previous 
chapter.  This IC specific procedure is presented later in this chapter. 
 The energy scavenger IC is fabricated in a 5 V, 0.35 µm CMOS process. A 5 V process is 
used so that the IC can operate at most common battery voltages, including the thin film lithium 
batteries discussed in Chapter 2 with a nominal voltage of Vdd = 4.15 V. It is then packaged in a  
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44-pin FLCC package for design verification and testing and a 32-pin QFN package for 
implementation in a miniaturized energy scavenging system.  These two packages are shown in 
Fig. 4.14. A microscope image of the IC die with the various circuit components labeled is 
shown in Fig. 4.15. The following sections presents the experimental characterization of the 
 
 
Figure 4.13: Simulated power consumption of different components in the IC for k = 0.26 and t1 = 10 µs.  The HF 
oscillator power consumption dominates, but is still significantly less than 1 µW. 
 
 
Figure 4.14: Fabricated and packaged energy scavenger IC in a QFN and FLCC package. 
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circuit components in the energy scavenger IC followed by the implementation of it in a system 
for RF energy scavenging. 
4.5 Experimental Results 
The fabricated energy scavenger IC is characterized to determine the performance of the various 
circuit components, specifically the resistor-less sub-threshold current source and the HF and LF 
oscillators.  The schematic for the characterization circuit is shown in Fig. 4.16(a) along with an 
image of the circuit in Fig. 4.16(b).  With the test points enabled in the IC, the current source 
 
 
Figure 4.15: Microscope image of energy scavenger IC fabricated in 5 V, 0.35 µm CMOS process. The various 
circuit components are labeled. The dimensions of the chip are 2 mm x 2 mm. 
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output along with the HF and LF oscillator outputs are measured.  The power consumption of the  
IC is measured separately, without the test points enabled so as not to including losses in the 
output pin drive. 
4.5.1 Current Source Output 
The resistor-less sub-threshold current source is characterized by placing a resistor, Rtest, at the 
output of the test pin Itest and measuring the voltage at the output. The test current mirrors the 
 
 
(a) 
 
 
(b) 
 
Figure 4.16: (a) Test schematic for evaluating energy scavenger IC. The digital inputs to the IC that control HF and 
LF oscillator timing are changed by DIP switches. (b) Image of circuit with energy scavenger IC in a socket. 
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current, IHF, fed into the HF oscillator and thus varies with T<4:0>. The test point is used with 
T<4:0> = 00000 and ICTL<2:0> is varied. The average current over the units tested for 
ICTL<2:0> = 000 is 1.8 nA as designed and the output current varies up to approximately 18 nA 
when ICTL<2:0> = 111. 
4.5.2 Oscillator Timing 
To characterize the LF oscillator, K<4:0> is swept as T<4:0> is fixed and after measuring the 
low-frequency duty cycle, k, via the LF_out test point, the current pulled from the output is 
measured. The k parameters that the energy scavenger IC is able to generate are plotted in 
Fig. 4.17 over there supply voltages with t1 = 25 µs. These parameters range from k = 0.03 to 
k = 1 when HUND = 1.  As can be seen in the plot, there are two distinct curves at each 
 
Figure 4.17: Measured achievable low-frequency duty cycle parameter, k, and the associated energy scavenger IC
supply current for three different supply voltages. The supply current includes the power consumption of the HF 
oscillator operating at t1 = 25 µs. 
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voltage level. The two curves correspond to the two different current control blocks in the LF 
oscillator design: low k and high k. Each curve is linear as the HF oscillator timing is fixed and 
increasing k is essentially increasing the percentage of time over a low-frequency period that the 
HF oscillator is enabled and consuming power. There is a higher resolution between k selections 
in the low k curve by design as the energy scavenger IC is designed for relatively low input 
power levels where a low k parameter is required for achieving good boost converter efficiency. 
As was noted in the previous sections, for k = 1, the low-frequency oscillator is disabled and the 
HF oscillator is on constantly. 
 Varying the supply voltage while keeping LF<4:0> fixed does not affect the k control 
parameter significantly as the current ratios in the LF oscillator remain the same. The low-
frequency period changes with Vdd as the hysteretic band of the current-starved Schmitt trigger 
varies with supply voltage.  By design and within a LF oscillator block, as the k parameter 
increases for a fixed on period, the LF oscillator frequency increases.  However, this increase is 
negligible to overall IC current consumption and it is overshadowed by the relative increase in 
HF oscillator current consumption with the increased pulse time. Therefore the current 
consumption of the circuitry on the IC that is not pulsed is assumed to be relatively independent 
of k. 
 In Fig. 4.18, a sample of the achievable t1 control parameters is presented for three supply 
voltages. The associated current measurement is given with k = 1. The full range of transistor on-
times is on average the 0.5 µs < t1 < 80 µs that was designed for across the three supply voltages. 
These values can vary by up to 10 % from their designed values depending on the part tested, but 
the non-linearity error remains under 1 %. 
 For fixed digital inputs EN<1:0>, ICTL<2:0>, and HF<6:0>, t1 changes with the supply 
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voltage due to the change in absolute currents and the propagation delay of an individual current-
starved inverter in the ring-oscillator chain. The use of three separate ring oscillators for three 
common supply voltages keeps the HF oscillator frequency consistent. 
 
The energy scavenger IC is tested from -5 oC to 55 oC and the timing parameter t1 varies +5 % 
and -6 % respectively from the specified t1 at room temperature. The measured temperature 
coefficient of the sub-threshold current source is approximately +1248 ppm/oC which is close to 
the predicted value according to Equation (4.10). The low-frequency duty cycle is not affected 
by temperature and thus the emulated resistance of the power management system does not vary 
significantly with temperature. 
 For an example filter inductance of L = 330 µH and t1/Thf = 0.5, the range of k and t1 
 
Figure 4.18: Sample of measured transistor on-times, t1, that the HF oscillator can output and the associated 
measured supply current for three different supply voltages while k = 1. The full range of on-times is 
0.5 µs < t1 < 80 µs. 
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available results in a large range of achievable emulated resistances based on Equation (3.40).  
The achievable emulated resistances are: 16.5 Ω < Rem < 88 kΩ. 
4.5.3 Resistor Emulation and Energy Scavenging 
The energy scavenger IC is tested in a boost converter power stage with the DRAIN pin 
connected to the converter switch-node voltages, Vsn of Fig. 4.19 [106]-[107]. The input and 
output capacitors, Cin and Cout, are 60 µF and 20 µF ceramic capacitors respectively. The total 
output current, iout, to a voltage source simulating a battery, Vbatt, is measured using a calibrated 
Agilent 34411A multi-meter. This output current includes the current consumption of the energy 
scavenger IC along with the converter output current. The RF rectenna source used in the tests is 
shown in Fig. 4.20. It is similar to the patch rectenna shown in Chapter 3, and has an optimal 
load resistance of 500 Ω. The schematic in Fig. 4.19 also includes an ultra-low power 
microcontroller that is used in conjunction with the energy scavenger IC to implement adaptive 
 
 
Figure 4.19: Schematic of experimental test setup for energy scavenger IC used in a boost converter topology with 
an RF rectenna input power supply. The schematic includes an ultra-low power microcontroller that can implement 
adaptive timing with the IC. 
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timing. 
 The secondary switch is a Schottky diode (BAT43WS) with a nominal forward voltage 
drop of VD ≈ 0.35 V. To select the value of the external filter inductance, L, and the timing 
parameters, k and t1, the design procedure in Chapter 3 is modified for losses specifically 
associated with the energy scavenger IC. The total power losses of the boost converter and the IC 
are still defined as the sum of total conduction, switching, and control losses: 
ctrlswcondlossps PPPP ++=_  (4.11) 
For the power loss analysis with the IC, the switching power loss component in (4.11) includes 
only the losses associated with the MOSFET output capacitance: 
k
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1
2
2
1_  (4.12) 
The losses due to the gate charge are included in Pctrl. The general form of the control power loss 
equation of (3.44) still holds: 
 
 
Figure 4.20: RF rectifying antenna used in experiments. 2.4 GHz dual-polarized patch antenna design with an 
optimal resistance of 500 Ω.  
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However, the values for Pfix and Ppwm are different and are derived from the IC characterization 
presented earlier in this section.   
 The current consumption versus k plot (Fig. 4.17) is analyzed to find an equation for Pfix. 
An equation for the supply current as a function of the low-frequency duty cycle, k, is derived by 
using linear trend lines on the data. Two separate trend lines are used for the low k and high k 
values. Figure 4.21 shows this graphical derivation for a set of results at Vdd = 2.5 V.  The linear 
trend lines show a proportional increase in supply current with an increase in k since the on-chip 
circuitry that is being pulsed on and off is left on for a fraction longer. Therefore, to estimate Pfix 
when a given LF oscillator block is being used (low k versus high k) one can simply multiply the 
y-axis intercept (110 nA and 115 nA) of the linear trend line with the supply voltage. As was 
 
Figure 4.21: The y-axis intercept is used as an estimate for the current consumption of the IC that is not pulsed on 
and off. 
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mentioned previously, it should be noted that this is an estimation since the LF oscillator power 
consumption changes slightly with k. In the following inductance and timing selection, 
Pfix = 275 nW and 287 nW for low and high k respectively. 
 The equation for Ppwm is similarly derived using a best-fit trend line from the data in 
Fig. 4.18. This graphical derivation is shown for Vdd = 2.5 V in Fig. 4.22 and the resulting 
equation is: 
[ ] [ ]( ) [ ]( ) 854.014668.85.2 −⋅⋅= s tV W Ppwm µµ  (4.13) 
Note that the effect of tsettle can be dismissed as the IC is designed to minimize the ratio of tsettle 
over Tlf. 
 With the modified boost converter power loss equations in place, efficiency optimization 
calculations are run for the desired emulated resistance, Rem = 500 Ω. These result in the 
 
Figure 4.22: Conversion of the supply current versus transistor on-time curves into a best fit equation. 
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selection of L = 330 µH as the discrete filter inductor in the boost converter power stage. This 
value provides the best maximum possible converter efficiency (variable t1 and k) for a range of 
low input power levels: 1 µW ≤ Pin ≤ 150 µW. 
 Next, the power loss calculations are run again at various input power levels with 
L = 330 µH to find timing parameters that maximize converter efficiency at a specific Pin whilst 
achieving Rem = 500 Ω.  The optimal timing parameters t1 and k versus Pin are plotted in 
Fig. 4.23.  As the input power level increases, the transistor on-time, t1, that maximizes converter 
efficiency decreases as conduction losses in the power stage become more significant and control 
losses become a smaller percentage of the total power losses.  The low-frequency duty-cycle, k, 
increases appropriately with decreasing t1 to maintain Rem = 500 Ω. 
 For Pin = 30 µW, the optimal timing parameter combination is t1 = 10 µs, k = 0.26.  The 
 
Figure 4.23: Timing parameters t1 and k that maximize converter efficiency at various input power levels. As the 
input power level increases, k increases and t1 decreases as conduction losses become more dominant than control 
losses. 
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power loss distribution at this input power level and timing parameter combination is given in 
Fig. 4.24.  The largest power loss component is from the diode rectifier forward voltage drop VD.  
One possible improvement is use of a synchronous rectifier. However, with the diode loss at 
3.23 µW, it is challenging to achieve lower loss with the fast current sensing and precise timing 
control required to maintain DCM operation with the short diode conduction interval. 
 With these fixed Rem and timing parameters that maximize converter efficiency at 
Pin = 30 µW, the incident power to the RF rectenna input source is swept and the resulting 
measured input powers, input voltages, emulated resistances, output powers, and converter 
efficiencies are found.  The experimental converter efficiency, ηconverter, versus Pin is shown in 
Fig. 4.25, including all control and power stage losses.  The resulting efficiency plot versus input 
power shows converter efficiencies above 70 % at Pin > 20 µW.  However, at ultra-low input 
power levels (Pin < 10 µW), the converter efficiency is very poor as the timing parameters are 
not optimized at these levels.  Therefore, to demonstrate higher converter efficiencies at other 
Pin, the input power sweep is repeated for three other timing parameter combinations: (t1 = 32 µs, 
 
Figure 4.24: Calculated power loss distribution at Pin = 30 µW. The losses in the diode account for approximately 
half of the total power losses, but are still smaller than the control power consumption expected from synchronous 
operation. 
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Figure 4.25: Efficiency curves of the energy scavenger IC in a boost converter topology at four different control 
timing parameter combinations.  Larger t1 values improve converter efficiency at lower input power levels. 
 
 
Figure 4.26: Efficiency curves with manual and microcontroller optimization of control timing. The increased 
control power losses from the microcontroller have a larger impact at low input power levels. 
 
 
0
10
20
30
40
50
60
70
80
90
100
0 10 20 30 40 50 60 70 80 90 100
Co
n
v
er
te
r 
Ef
fic
ie
n
cy
 
(%
)
Converter Input Power (µW)
t1 = 5 µs
t1 = 10 µs
t1 = 20 µs
t1 = 32 µs
t1
t1
t1
t1
10
20
30
40
50
60
70
80
90
0 50 100 150 200 250 300
Co
n
v
er
te
r 
Ef
fic
ie
n
cy
 
(%
)
Converter Input Power (µW)
Manual Optimization
Microcontroller Optimization
 108
 k = 0.08), (t1 = 20 µs, k = 0.13), and (t1 = 5 µs, k = 0.48), for Pin = 1 µW, 5 µW, and 80 µW 
respectively.  The resulting plots in Fig. 4.25 show improved converter efficiency at the desired 
Pin for the selected timing parameter combination in comparison to the other three. 
 In Figure 4.26, the maximum possible converter efficiency, with manual optimization of 
timing parameters, is plotted.  That data is also presented in Table 4.3. This table also gives the 
rectenna rectification efficiency, ηRF_conversion, which is near maximum due to the near optimal 
DC load presented by the converter emulated resistance. 
 The same experiment is repeated at Vdd = 4.15 V with L = 330 µH and the desired 
emulated resistance remaining, Rem = 500 Ω.  The resulting data can be found in Table 4.4.  
Experimental waveforms of the input voltage and the switch-node voltage of boost converter 
during operation are shown in Fig. 4.27. 
 Note that in both experiments, the experimental Rem remains within 5 % of the desired 
value for optimal matching to the power source and maximum energy scavenging over a wide 
range of power levels.  The converter efficiency at the higher Vdd is worse at low Pin as expected 
SRF 
(µW/cm2) 
ηRF_conversion 
(%) 
Pin 
(µW) 
Vin 
(mV) 
Rem 
(Ω) 
Pout 
(µW) 
ηconverter 
(%) 
1.29 2.01 0.89 20.90 489 0.16 18.05 
1.74 2.49 1.48 26.85 489 0.52 35.13 
2.51 3.26 2.73 36.45 488 1.29 47.36 
3.55 3.95 4.80 48.40 487 2.57 53.58 
6.92 5.70 13.51 81.60 493 8.81 65.16 
12.9 8.75 33.54 132.4 523 23.86 71.14 
24.6 9.64 80.13 202.7 513 60.66 75.70 
30.3 10.1 104.7 231.8 513 80.77 77.13 
41.6 11.2 156.3 283.9 516 123.6 79.06 
63.9 12.5 265.0 376.0 534 211.5 79.80 
 
Table 4.3: Experimental results with manual adjustments of timing (Vdd = 2.5 V). 
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due to the increase in energy scavenger IC power consumption.  However, at higher input power 
levels, the converter efficiencies are comparable due to the reduced significance of control power 
losses. These results show that with the energy scavenger IC presented in this paper, the 
minimum Pin at which positive energy can be scavenged from a wireless power source is over 
ten times lower than shown previously in Chapter 2 with systems using discrete hardware. 
SRF 
(µW/cm2) 
Pin 
(µW) 
Vin 
(mV) 
Rem 
(Ω) 
Pout 
(µW) 
ηconverter 
(%) 
2.07 1.96 31.70 513 0.25 12.73 
2.51 2.72 37.30 512 0.77 28.43 
3.55 4.79 49.45 511 2.18 45.52 
5.2 8.66 66.50 511 4.73 54.64 
6.92 13.30 82.60 513 7.96 59.82 
9.01 20.33 103.8 530 13.34 65.61 
12.9 31.18 128.7 531 21.61 69.30 
24.6 78.71 194.2 479 57.59 73.16 
58.4 237.5 332.0 464 181.8 76.55 
73.5 306.8 376.0 460 241.5 78.72 
 
Table 4.4: Experimental results with manual adjustments of timing (Vdd = 4.15 V). 
 
 
 
 
Figure 4.27: Experimental waveforms of the boost converter input voltage (Ch1) and the switch-node voltage 
(Ch2). The pulsing action of the boost converter can be seen in the zoomed out view (top). The parameters are 
t1 = 10 µs and k = 0.26. 
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In order for the energy scavenger IC to automatically adjust the boost converter control timing 
parameters, t1 and k, to optimize converter efficiency over a wide range of input power levels, it 
is used in conjunction with an ultra-low power Texas Instruments MSP430 microcontroller. The 
basic algorithm is shown in Fig. 4.28 and details are given next. 
 The microcontroller provides the digital control bits to the energy scavenger IC and 
operates in sleep mode for the majority of the time with the on-board very low power VLO 
oscillator (12 kHz) enabled.  The oscillator feeds a timer that counts up to a user-defined value 
that determines how often the microcontroller ADC (10-bit SAR) wakes up and samples the 
converter input voltage.  Once the conversion is complete, the ADC powers down automatically.  
The converted input voltage value is used in a look-up table to adjust the digital control bits sent 
to the energy scavenger IC and the converter timing changes accordingly.  Note that this tracking 
scheme requires prior knowledge of the input rectenna source characteristics and also requires 
the energy scavenger IC to be accurately emulating a known resistance. 
 The desired frequency at which the microcontroller samples the converter input voltage 
 
 
Figure 4.28: Algorithm for adaptive control of energy scavenger IC with a Texas Instruments MSP430 
microcontroller. The microcontroller uses a look-up table and measured Vin to set parameters t1 and k that maximize 
converter efficiency. 
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depends on the environment that the energy scavenging IC is operating in.  There is a trade-off 
between the microcontroller tracking speed of the input power level that is required for areas 
with quickly varying RF fields, and the acceptable increase in control power loss. Pfix, that has to 
be minimized in areas with very low incident RF power. 
 For the experimental results presented in Fig. 4.26 and Table 4.5, the microcontroller 
sampling period is set at 1 s to minimize the increase in control power consumption.  At a 
tracking frequency of 1 Hz, the microcontroller has a supply current of 375 nA.  The new values 
of Pfix with the energy scavenger IC and microcontroller combined for high and low k are 
1225 nW and 1212.5 nW respectively (Vdd = 2.5 V). 
 The increase in Pfix is evident in the efficiency plot of the energy scavenger IC with 
microcontroller optimization shown in Fig. 4.26.  At very low converter input power levels, the 
converter efficiency is greatly reduced.  However, as Pin increases, the control power loss 
becomes a much smaller percentage of total power loss, and thus the increase in Pfix from the 
addition of the microcontroller has a negligible impact on converter efficiency. 
SRF 
(µW/cm2) 
ηRF_conversion 
(%) 
Pin 
(µW) 
Vin 
(mV) 
Rem 
(Ω) 
Pout 
(µW) 
ηconverter 
(%) 
1.29 3.26 2.80 37.21 494 0.13 4.47 
1.74 3.95 4.06 44.60 490 0.88 21.56 
2.51 4.21 5.25 51.20 500 1.49 28.34 
3.55 4.60 8.89 66.21 493 4.30 48.42 
6.92 6.45 19.89 102.4 527 12.50 62.86 
12.9 7.01 26.13 116.1 516 17.23 65.91 
24.6 8.75 38.61 138.9 500 26.80 69.40 
30.3 9.64 81.07 205.2 520 37.23 72.19 
41.6 10.1 102.3 227.6 506 76.95 75.22 
63.9 12.5 273.4 372.5 507 216.3 79.09 
 
Table 4.5: Experimental results with microcontroller adjustments of timing (Vdd = 2.5 V). 
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4.6 Discussion 
The ASIC designed for energy scavenging presented in this chapter focuses on minimizing 
control power consumption and thus maximize the amount of energy transferred to an energy 
storage element. The control circuitry is simple and requires the output timing parameters to be 
set externally.  Therefore, by itself, the energy scavenger IC can have fixed timing parameters 
that emulate a desired resistance to maximize tracking efficiency, ηtrack, and converter efficiency, 
ηconverter, at a given input power level. For the IC to adapt the timing parameters and perhaps the 
emulated resistance due to variations in the energy scavenging environment, additional circuitry, 
possibly a microcontroller, would be required.    
 However, it should be noted that in a typical wireless sensor or device, there is already a 
microcontroller present [14].  Therefore, the energy scavenging IC timing parameters could be 
controlled by the sensor load with a negligible increase in system power consumption or cost. 
Also, in the case of largely varying Pin where maintaining a constant emulated resistance cannot 
adequately track the rectenna peak power point, this microcontroller can be used with the IC to 
perform a more active perturb and observe maximum peak power tracking algorithm [100].  
 A miniaturized energy scavenging system using the IC in a QFN package with an RF 
rectenna source (3.8 cm x 3.8 cm) is shown in Fig. 4.29. Further miniaturization and energy 
efficiency of this system from the circuit perspective would likely require combining the energy 
scavenging, sensor, and transmission circuitry along with the microcontroller within the same die 
and package. 
 In a lot of energy scavenging systems, the scavenging source, whether it is the RF 
rectenna shown in Fig. 4.29, or the thermoelectric and piezoelectric generators that discussed in 
Chapter 2 and in the following chapter, is the device that limits how physically small the system 
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can be made. If the system is made more efficient to allow for operation at even lower power 
levels less than 1 µW, a reduction in source size could be possible. 
4.7 Summary 
In this chapter, an energy scavenger IC that uses the resistor emulation presented in Chapter 3 to 
optimally load an RF rectenna wireless power source is presented. It is shown to deliver usable 
power at input power levels as low as 1 µW at converter efficiencies, ηboost, over 35 %. The IC 
uses simple, current-starved analog circuitry to be able to control boost, buck-boost or flyback 
converters in fixed-frequency DCM operation and thus achieve a desired emulated resistance 
within the range 16.5 Ω ≤ Rem ≤ 88 kΩ with an inductance L = 330 µH.  Experimental results 
demonstrate the energy scavenger IC in a boost converter topology maintaining an emulated 
resistance within 10 % of a designed value with fixed converter control timing parameters, t1 and 
 
 
Figure 4.29: RF rectenna energy scavenging system with IC combined with MSP430 microcontroller. The attached 
RF rectenna is 3.8 cm on a side. 
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k, over a decade of input power levels, Pin.  To maximize energy scavenging over a wider range 
of Pin, the converter control timing parameters are tuned using a Texas Instruments MSP430 
microcontroller together with the energy scavenger IC.  The design can operate efficiently with 
input voltages below 100 mV and with output battery voltages as low as 1.4 V, but requires a 
battery voltage of 1.95 V to startup.  Energy scavenging with the IC can be used for extending 
battery life in low power wireless systems.   
 The experimental results presented are based on collecting RF energy, although the 
energy scavenger IC can also be used with other energy sources that have a constant optimal load 
resistance, including wind, vibration, and temperature gradients. The use of resistor emulation 
techniques with these additional power sources is presented in the next chapter. 
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Chapter 5 
Resistor Emulation Energy Scavenging for Additional Power 
Sources 
The operation of a switched-mode power supply such that it emulates a positive resistance has 
been shown to be able to extract near-maximum energy from an RF rectenna in the previous two 
chapters. This technique can also be used with other power sources available for energy 
scavenging. It can be done either directly, for sources that exhibit power characteristics similar to 
the RF rectenna, or indirectly, to operate the converter at a varying maximum power point by 
adjusting the timing parameters that control the converter emulated resistance. 
 The use of resistor emulation for energy scavenging from thermoelectric, anemometer, 
and piezoelectric generators is discussed in Sections 5.1-5.3 respectively. Experimental results 
are presented for the thermoelectric and anemometer generators.  
In Section 5.4, energy scavenging from a miniature photovoltaic (PV) source is 
discussed. The energy scavenging IC presented in Chapter 4 is used together with a 
microcontroller to perform an ultra-low power fractional open-circuit voltage (FOCV) algorithm. 
This is a simple algorithm for operation close to the maximum power point that does not require 
the intensive calculation of the MPPT methods presented in Chapter 2.  
 
5.1 Thermoelectric Generator 
In this section, energy scavenging from thermoelectric generators (TEG) using resistor emulation 
is presented. The generator that is used is the Micropelt TE-Power-One (MPG-D602) [69]. It is 
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shown in Fig. 5.1(a) with the associated power curves (Fig. 5.1(b)) for a family of temperature 
differences. These power curves indicate that the optimal load for the generator across this range 
of temperature gradients, ∆T, is a constant positive resistive load of approximately 130 Ω. 
 Given this low resistance and associated power levels, a boost converter topology can be 
used to meet the resistor emulation requirements of the TEG. The energy scavenger IC in the 
 
(a) 
 
(b) 
 
Figure 5.1: (a) Micropelt TE-Power-One thermoelectric generator. (b) Power curves for TE-Power-One for a family 
of temperature gradients, ∆T. The optimal load resistance is approximately 130 Ω. 
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previous chapter is used in a boost converter configuration as is shown in Fig. 5.2. The resistance 
emulated by the IC in a boost converter configuration is repeated here: 
kt
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2 4
, 
 
where outin VV << .  
  The schematic displays the experimental setup for testing energy scavenging from the 
Micropelt TE-Power-One. The generator is placed on top of a hot plate inside of a temperature 
 
 
Figure 5.2: Energy scavenging from thermoelectric generator experimental setup. The temperature gradient is 
controlled by placing the TE-Power-One on top of a hot plate and inside a temperature chamber. 
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chamber.  The hot plate temperature is fixed and the temperature chamber is varied very slowly 
around 25 oC to set the temperature gradient on the TEG and therefore the input power level to 
the converter. This setup is used with a potentiometer in place of a boost converter at the output 
of the TEG to generate the power curves in Fig. 5.1(b). 
 To select the parameters used to set the emulated resistance of the converter to be equal 
to the optimal load of the TEG, power loss simulations from the previous chapters for 
Rem = 130 Ω. These simulations result in the selection of L = 480 µH that optimizes converter 
efficiency over the range of input power levels shown in Fig. 5.1(b). This relatively large optimal 
value of the filter inductance is intuitive as a low emulated resistance would mean higher 
currents for the same input power level. After L is selected, the transistor on-time t1 is swept, as 
was found in the Chapter 4, different combinations of t1 and the low-frequency duty cycle, k 
maximize the boost converter efficiency at different input power levels for the same Rem. 
 The converter is tested over a range of input power levels with fixed timing parameters of 
t1 = 56 µs and k = 0.25 and the aforementioned filter inductance of L = 480 µH.  These timing 
parameters allow for good converter efficiency across the input power range of 1 µW to 50 µW.  
The experimental results are plotted in Fig. 5.3. This power range in the experimental results 
correspond to temperature differences of ∆T = 3 oC to ∆T = 15 oC. 
 In the experimental schematic (Fig. 5.2), a Texas Instruments MSP430 microcontroller is 
included. It is possible to use the microcontroller together with the energy scavenger IC to 
perform adaptive timing to optimize converter efficiency similar to the algorithm used in 
Chapter 4 with the RF rectenna source. However, at these low input power levels, the control 
power consumption overhead of the microcontroller negates the efficiency improvements from 
adaptive timing. In addition to this, the low Rem and power levels make the measurement of the 
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input voltage, Vin, more difficult and less accurate. 
5.2 Anemometer Generator 
In [78], an anemometer generator is presented as an energy scavenging solution to increase the 
lifetime of a remote-area autonomous sensor. The sensor is part of a network that monitors wind 
speed to help predict wild fire conditions. The loading of the anemometer by an axial-flux 
alternator reduces the measured wind speed by 10 % which could be corrected by post 
processing. The alternator is shown in Fig. 5.4(a). For different loading resistances, the alternator 
rotations per minute (RPM) is swept from 100 RPM to 200 RPM.  This corresponds to wind 
speeds up to 8.9 m/s. The resulting power curves are plotted in Fig. 5.4(b) for the different 
RPMs. These curves indicate a constant optimal load resistance of roughly 1 kΩ. Therefore, 
resistor emulation is used to optimally load the anemometer generator and deliver charge to the 
energy storage element.  
 
Figure 5.3: Experimental boost converter efficiency for thermoelectric generator energy scavenging. 
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 The circuit used to emulate the optimal load resistance is a non-inverting buck-boost 
converter operating in pulsed-fixed frequency DCM presented in [102].  The control parameters 
of the converter are selected following design optimization similar to that of Chapter 4. The 
parameters selected are: t1 = 10.58 µs, k = 0.083, and L = 220 µH.  
 Experimental results of the converter scavenging energy from the alternator are presented 
in Table 5.1.  A DC power source set to 3.3 V is used at the output. The results show the 
emulated resistance closely follows the desired value of 1 kΩ over the tested range of input 
power levels. 
 
(a) 
 
(b) 
 
Figure 5.4: (a) Alternator powered from axial flow. (b) Output power versus alternator RPM at different loading 
impedances.  The optimal load resistance is approximately 1 kΩ. 
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5.3 Piezoelectric Generator 
The techniques used to scavenge energy from piezoelectric generators that are discussed in 
Chapter 2, the standard rectifier-capacitor and SSHI, both require a specific load resistance to 
maximize the energy extracted for the technique used. This resistance is a function of the 
parasitic capacitance of the piezoelectric element and the vibration frequency. The equation for 
the optimal load resistance for the standard rectifier-capacitor technique from Chapter 2 is 
repeated here: 
pztp
opt fCR ⋅⋅= 4
1
. 
 
The equation for the optimal load resistance using SSHI is significantly more complicated, 
including terms associated with the mechanical structure of the piezoelectric element.  It can be 
found in [50]. 
 The commercially available piezoelectric generator shown in Fig. 5.4 (Advanced 
Cerametrics PFC-W14) has a parasitic capacitance, Cp = 5.296 nF and a resonant frequency of 
Pin 
(µW) 
Iin 
(µA) 
Rem 
(Ω) 
Pout 
(µW) 
ηconverter 
(%) 
121 355 958 56.3 46.6 
156 390 1026 80.4 51.6 
265 510 1020 159 59.9 
380 613 1011 255 67.1 
551 725 1048 348 63.1 
628 775 1045 447 71.2 
916 935 1048 662 72.2 
 
Table 5.1: Experimental results of non-inverting buck-boost converter and anemometer generator (Vdd = 3.3 V). 
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fresonant = 30 Hz.  The maximum output power of a piezoelectric generator is at the resonant 
frequency, and if the vibration frequency is at the resonant frequency (fresonant = fpzt), the required 
optimal resistance using the standard rectifier-capacitor technique is Ropt = 1.57 MΩ. This is very 
large resistance value that would require the power management circuitry to step the voltage 
down to a battery voltage.  For an input power level of 20 µW, the input voltage would be 5.6 V.  
Depending on the expected input power range and the associated power loss simulations, either a 
buck-boost or buck converter topology operating in pulsed fixed-frequency DCM would be used. 
The power management circuitry would also have to sense the vibration frequency and adjust the 
emulated resistance accordingly. 
 This power management circuitry design for scavenging from piezoelectric generators 
using resistor emulation for the standard rectifier-capacitor or SSHI techniques are not presented 
here. However, another method for piezoelectric energy scavenging called synchronous electric 
charge extraction (SECE) is analyzed in detail in Chapter 6. 
5.4 Photovoltaic Sources and Fractional Open-circuit Voltage Algorithm 
In this section, a system for energy scavenging from miniature photovoltaic (PV) cells is 
presented.  The technique used is based off of the Fractional Open-Circuit Voltage (FOCV) 
 
Figure 5.5: Advanced Cerametrics PFC-W14 (Cp = 5.296 nF, fresonant = 30 Hz) piezoelectric cantilever. 
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method in [76].    This technique exploits the power characteristic of a PV cell where the 
operating voltage at the maximum power point, Vmpp, is a linear function of the open circuit 
voltage, Voc, at different power levels: 
 
(a) 
 
(b) 
 
Figure 5.6: (a) Miniature hobbyist 2.54 cm x 2.54 cm photovoltaic cell. (b) PV cell output power versus output 
voltage. The output voltage at the maximum power point is a fixed fraction of the open-circuit voltage. This fraction 
is approximately 0.6. 
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ocFOCVmpp VkV ⋅= . (5.1) 
 Figure 5.6(a) shows a 2.54 cm x 2.54 cm low-cost PV cell. The output power of the cell 
versus the output voltage for a range of incident light levels is shown in Fig. 5.6(b). These curves 
are taken indoors at low light levels from artificial light sources and represent available power 
from PV in an office environment. The results in Fig. 5.6(b) confirm Equation (5.1), and for this 
PV cell, the FOCV fraction, kFOCV = 0.6. 
 To perform the FOCV technique, the energy scavenger IC from Chapter 4 is used 
together with an MSP430 microcontroller.  This circuit is shown in Fig. 5.7. The energy 
scavenger IC is used in a boost converter topology due to the low input voltage levels shown in 
Fig. 5.6(b). The power management circuitry is controlled to operate at the optimal input voltage, 
Vmpp, by controlling the emulated resistance of the boost converter for a given input power level.  
For the power range and PV cell shown in Fig. 5.6, these optimal load resistances ranges from 
4 – 10 kΩ. 
 
 
Figure 5.7: Energy scavenger IC in a boost converter topology with adaptive emulated resistance controlled by a 
Texas Instruments MSP430 microcontroller. 
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 The algorithm used is shown in Fig. 5.8. Upon start-up and initialization, the power stage 
is shutdown and after a period, the microcontroller analog-to-digital converter (ADC) samples  
and measures the open-circuit voltage. From the open-circuit voltage, the optimal input voltage, 
Vmpp, and the associated power level is determined. With these two values, the optimal load 
resistance is known and the microcontroller sets the energy scavenger timing parameters to 
emulate the desired optimal load resistance. The timing parameters used maximize the energy 
scavenging efficiency of the system. The microcontroller then enters and stays in a low-power 
mode for a user-set time interval.  After this interval, the microcontroller wakes up and the ADC 
measures and converts the input voltage during operation to determine if the input power level 
has changed sufficiently in order to require a shut-down and Voc measurement sequence. If Pin 
has changed, then the energy scavenger IC timing parameters are changed appropriately in order 
to emulate the new optimal load resistance while maximizing the efficiency of the power 
 
 
Figure 5.8: Adaptive fractional open circuit voltage (FOCV) algorithm using Texas Instruments MSP430 
microcontroller with energy scavenger IC. The microcontroller remains in a low-power state for the majority of the 
time. 
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processing circuitry. Note that in order to minimize control power consumption, no calculations 
are performed, and a look-up table with prior characterization of the PV cell is used to determine 
the correct emulated resistance and associated timing parameters.  
 
 Next the energy scavenging circuit (Fig. 5.7) and FOCV algorithm is tested with the 
miniature low-cost PV cell of Fig. 5.6 in an indoor environment with varying irradiance from 
artificial light sources. The experimental results displaying converter efficiency versus the input 
power level are shown in Fig. 5.9. These results show converter efficiency above 50 % for input 
power levels above 15 µW with the control power losses considered, including the power 
consumption of the MSP430 microcontroller. 
 
 
 
Figure 5.9: Experimental boost converter efficiency of PV cell energy scavenging system including control power 
losses. 
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5.5 Summary 
In this chapter the use of the resistor emulation power management technique presented in 
Chapter 3 for RF energy scavenging is implemented for additional wireless power sources such 
as thermoelectric generators and photovoltaic cells. 
 The resistor emulation technique is shown to efficiently scavenge energy from a 
Micropelt TE-Power-One thermoelectric generator using the energy scavenger IC from 
Chapter 4. At 130 Ω, the optimal load resistance of a thermoelectric generator is significantly 
lower than that of an RF rectenna, but still within the capable range of the energy scavenger IC. 
The low input voltage versus input power requires the use of a boost converter topology and the 
resulting efficiency is lower than presented in Chapter 4 due to the increased currents for a given 
input power level (54 % at 20 µW). 
 A non-inverting buck-boost converter topology emulating a resistance of 1 kΩ is used to 
scavenge energy from an alternator powered from the rotation of an anemometer. The 
experimental results of a circuit made from commercially available discrete components with 
fixed timing parameters show an efficiency of 46% with an input power of 121 µW. 
 The energy scavenger IC is also used together with a microcontroller to scavenge energy 
from a miniature low-cost PV cell. Unlike the TEG and the RF rectenna, the PV cell does not 
have the power characteristics that allow a constant load resistance to extract maximum power 
from the cell over a range of incident light levels.  Therefore, a simple fractional open-circuit 
voltage algorithm is used to maintain operation at the maximum power point of the PV cell. This 
is accomplished by shutting down the power converter  when there is a significant input power 
change, measuring the open-circuit voltage, and then setting a boost converter emulated 
resistance such that Vin = Vmpp = kFOCV x Voc. Experimental results show the delivery of over 
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10 µW with incident light levels common to an indoor office environment at efficiency levels 
above 50 %. 
 In this chapter, the use of resistor emulation for energy scavenging from piezoelectric 
generators is also discussed. For both the standard rectifier-capacitor and SSHI techniques, a 
constant load resistance could extract maximum energy from the generator for the given 
technique assuming a constant vibration frequency.  However, this optimal load resistance is 
typically very large and can vary linearly with the vibration frequency thereby making frequency 
detection necessary to maintain operation at the maximum power point. The following chapter 
presents the analysis and detailed converter design of a power processor that uses a technique 
called synchronous electric charge extraction (SECE) that delivers more power than the standard 
rectifier-capacitor technique and does not require a varying load impedance to operate at a 
maximum power point.   
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Chapter 6 
Energy Scavenging for Piezoelectric Generators 
Currently, the standard and most popular method of piezoelectric energy scavenging is 
connecting a piezoelectric generator to a full-wave rectifier followed by a large capacitor and 
optimal load resistor in parallel [48], [55]-[56]. It has been shown that non-linear techniques 
[50], [58], such as synchronous switch harvesting on inductor (SSHI) and synchronous electric 
charge extraction (SECE) can extract significantly more power from a piezoelectric generator.   
The advantage of SECE over SSHI is that the optimal loading of the piezoelectric 
generator does not vary with vibration frequency [58] and it allows for simpler rectification.  
Circuit implementations of SECE [46], [59], have shown the improved energy scavenging at 
power levels from milliwatts to tens of microwatts. However, the analysis of the SECE power 
stage and subsequent converter design optimization has not been presented. 
This chapter provides a full power loss analysis and experimental validation of a SECE 
energy scavenger. Section 6.1 provides an overview of the energy scavenging system including 
the design of the converter by analyzing the power loss mechanisms in the scavenger, including 
those in the magnetics. Next, Section 6.2 presents the adaptive microcontroller algorithm used to 
maximize the power delivered to the output. The algorithm handles the mode transition between 
synchronous and asynchronous switching with adaptive timing depending on the input power 
level in order to maximize the energy scavenged. In Section 6.3, experimental results show 
improved energy scavenging with the SECE technique over the standard rectifier technique of 
more than 50 % for an acceleration of approximately 90 mg. These results are followed by a 
chapter summary. 
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6.1 SECE Energy Scavenger 
The basic model of a piezoelectric generator [46], [60], is shown in Fig. 6.1.  This model consists 
of an AC current source in parallel with a parasitic capacitance, Cp.  A SECE energy scavenger 
operates by allowing charge to build up on Cp during a deflection caused by mechanical 
vibration. When the deflection has reached its peak, Up, the charge across Cp is at a maximum 
and it is then extracted from the parasitic capacitance to an inductor in the power converter.  This 
charge is then transferred to an energy storage element at the output of the converter.  In this 
chapter, a flyback converter topology, shown in Fig. 6.2, is used to process the energy from the 
 
 
Figure 6.2: SECE flyback converter used to transfer charge accumulated on the parasitic capacitance, Cp, to the 
output, Vout. 
 
 
Figure 6.1: Simple model of piezoelectric generator. The generator is modeled as an AC current source in parallel 
with a parasitic capacitance, Cp. 
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piezoelectric generator to a rechargeable battery. 
6.1.1 Converter Topology 
The ideal waveforms associated with the SECE operation of the flyback converter are presented 
 
 
 
 
Figure 6.3: Ideal SECE waveforms from top to bottom: up is the displacement of the piezoelectric cantilever, vpzt, is 
the resulting output voltage of the piezoelectric generator, vin is the SECE flyback converter input voltage (shown 
zoomed in during an SECE discharge interval), iLm is the magnetizing inductance current, isec is current in the 
transformer secondary, and VG_Q1 and VG_Q2 are the gate-drive signals for Q1 and Q2 respectively. 
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in Fig. 6.3. From top to bottom, these are: up is the displacement of the piezoelectric cantilever, 
vpzt, is the resulting output voltage of the piezoelectric generator, vin is the SECE flyback 
converter input voltage (shown zoomed in during an SECE discharge interval), iLm is the 
magnetizing inductance current, isec is current in the transformer secondary, and VG_Q1 and VG_Q2 
are the gate-drive signals for the N-Channel MOSFETS Q1 and Q2 respectively.  The circuit 
used to generate these gate-drive waveforms is given in Fig. 6.4.  This circuit consists of a Texas 
Instruments MSP430 microcontroller that is woken up from deep sleep when a piezoelectric 
voltage peak is detected.  In this first time interval, t1, Q1 is turned on until all the charge is 
extracted from Cp to the transformer magnetizing inductance, Lm.  Next, Q2 is turned on for a 
time, t2, to transfer that charge to the converter output.  The lengths of these time intervals are 
dependent on the parasitic capacitance of the piezoelectric element and the magnetizing 
inductance of the flyback transformer.  They are 
pmCL CLTt 24
1
1
pi
==
−
, (6.1) 
and 
pm
out
P CL
V
V
nt =2 . (6.2) 
As seen in (6.1) and (6.2), t1 is fixed for a given power stage and piezoelectric element, but t2 
varies with the piezoelectric excitation level.  The converter can be run in either synchronous or 
asynchronous operation. For synchronous operation, an adaptive algorithm is used to adjust the 
Q2 gate signal to match t2 as the excitation level varies. For asynchronous operation, the gate of 
Q2 is not driven and a parallel schottky diode, D1, conducts during t2.  Although synchronous 
operation results in reduced power losses in the power stage, it comes at the cost of increased 
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power losses from the MSP430 microcontroller due to the computation require in generating the 
gate signal VG_Q2. 
6.1.2 SECE Loss Mechanisms 
To analyze the loss mechanisms in the SECE flyback converter, the RMS equations for the 
currents in the power stage during SECE are defined.  They are derived from the current 
waveforms in Fig. 6.3 and are defined as 
m
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The peak current is given by 
 
 
Figure 6.4: Peak detection circuit that wakes up the Texas Instruments MSP430 microcontroller from deep sleep. 
Since the peak voltage of vpzt can be large, a resistor divider is required as part of the peak detection filter. 
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(6.6) 
The total power losses in the SECE flyback converter can be broken down into losses in the 
power stage devices, the flyback transformer, control power consumption, and losses in the full-
wave rectifier: 
rectctrlrtransformedevicestotal PPPPP +++= .
 
(6.7) 
The power losses due to the devices, Pdevices, include the conduction and switching losses of the 
two N-channel MOSFETs in synchronous switching operation.  They are given by 
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and 
( )
( )( ) pztpooss
ogonrmsQ
Q T
nVVC
VQRIt
P 2
2
1
2
1
2
2
,22
2 ⋅


















⋅+⋅+






⋅+⋅⋅
= .
 
(6.9) 
The MOSFET device parameters in these power losses are: on-state resistance Ron, gate-charge 
Qg, and the output capacitance Coss.  The MOSFET gate losses are a function of Vo as the gate-
drive is running from the output battery.  For the device power losses in asynchronous operation, 
PQ2 is replaced by power losses in the schottky diode 
( ) ( )
pzt
FpktD T
VtI
n
dttvtiP 2
4
1
21
2
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(6.10) 
Only the conduction losses due to the diode forward voltage, VF, are considered.  Note that in the 
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implemented circuit, the timing of the Q2 gate-drive is exactly equal to the ideal t2 and a small 
fraction of PD1 contributes to device power losses in synchronous operation. 
The power losses in the flyback transformer are a combination of core and copper losses and 
are calculated as 
( ) ( )
pzt
coreLcuLrtransforme T
ttPPP 221__ ⋅+⋅+= .
 
(6.11) 
The details of PL_esr and PL_core are given in the following section discussing the design of the 
flyback transformer.  Finally, the control power losses in the SECE flyback converter are given 
by 
( ) ppkdcompMSPoctrl PIIVP _++⋅= ,
 
(6.12) 
where the power consumption of the MSP430 microcontroller is 
( )
activesleepstart
pzt
LPMMSP IttttT
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2
.
 
(6.13) 
The time intervals tstart and tsleep are the time it takes for the microcontroller to wake and generate 
VG_Q1 and for the time for the microcontroller to return to deep sleep mode respectively.  The 
lengths of these time intervals depend on the converter mode of operation, and are discussed in 
Section 6.2.  In equation (6.12), ICOMP is the current consumption of the comparator in the peak 
detection circuit and Ppkd_p are the power losses due to the passive components Rpk1-3 and Cpk1-2 in 
Fig. 6.4. These losses are independent of converter operation mode and Ppkd_p is approximated as 
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(6.14) 
Finally, the effective power losses in the full-bridge rectifier are dominated by the diode forward 
voltages and the loss of charge that can be scavenged by the SECE flyback converter, 
( )221 Fp
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rect VCT
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(6.15) 
 
6.1.3 Flyback Transformer Design 
The design of the flyback transformer is important to minimize total power losses whilst 
maintaining a smaller form factor.  A molypermalloy distributed air-gap toroid core material is 
selected in order to reduce the leakage inductances of the transformer.  
There are a number of core permeabilities available for selection, and each can be 
considered in this design.  To determine the desired magnetizing inductance and turns ratio to 
design the transformer for, the core and copper loss components of equation (6.11) need to be 
defined accurately. 
The equation for the core loss in the transformer varies with material permeability and 
core geometry.  For example, the core loss of a Magnetics 300µ MPP toroid is given by 
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(6.16) 
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This equation is found in the datasheet for the core [108]. In (6.16), β = 2.27, the core cross 
sectional area Ac = 0.0906 cm2, and the magnetic path length lm = 2.69 cm.  The peak AC flux 
density ∆B is in kilogauss: 
510
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⋅⋅
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c
P CL
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VB .
 
(6.17) 
In the design of the transformer, the winding of the turns is limited to two wire layers and the 
winding of the primary and secondary turns are interleaved to minimize leakage inductance.  
This winding strategy is shown in Fig. 6.5.  Given the wire gauge, number of turns, and mean 
length per turn of the toroid, the resistance of the primary and secondary windings can be 
estimated.  The resulting copper loss in the transformer is 
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(6.18) 
 
Next, using equations (6.1)-(6.18), the design parameters for the SECE flyback converter are 
selected. 
 
 
Figure 6.5: Flyback transformer winding strategy. The windings are interleaved in order to minimize leakage 
inductance. 
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6.1.4 Design Example 
In this section, power loss equations previously presented are used to select the design 
parameters for the SECE flyback converter in order to maximize the power extracted from a 
piezoelectric device and delivered to a 3 V supply emulating a battery.  The device used is an 
Advanced Cerametrics PFC-W14 piezoelectric cantilever that has a parasitic capacitance of 
Cp = 5.296 nF.  The resonant frequency of the PFC-W14 is fresonant = 30 Hz, therefore the value 
of Tpzt used in the power loss equations is 33.3 ms. The resonant frequency is found during 
characterization of the piezoelectric device using an accelerometer and shaker also used in 
Section 6.3 for experimental results.  In the following power loss calculations, the peak output 
voltage of the PFC-W14, Vp, is used to indicate the piezoelectric excitation level.  For the PFC-
 
Figure 6.6: Theoretical SECE flyback converter output power for a family of transformer turns ratios.  Also shown 
is the maximum output power for 100 % efficient SECE conversion. 
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W14 shaking at the resonant frequency, the correlation between Vp and acceleration (in 
g = 9.806 ms-2) on the cantilever is approximately 
7117.0044.83 aVp ⋅= .
 
(6.19) 
   
 The first step in the design is to determine the parameters for the flyback transformer, 
particularly to select the magnetizing inductance, Lm, and turns ratio, n, as these determines t1, t2, 
and subsequently the majority of the losses in the flyback converter.  To determine the turns 
ratio, the value of Lm is swept in equations (6.1)-(6.18) for a fixed peak input voltage Vp = 8 V, 
and a family of n. The results are plotted in Fig. 6.6 presenting theoretical converter output 
power versus magnetizing inductance.  Also plotted is the maximum input power to the 
converter given the peak input voltage, Vp = 8 V, piezoelectric device parasitic capacitance, Cp, 
 
Figure 6.7: Theoretical output power for different discrete MOSFET pairs. n = 1. 
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and vibration frequency, fpzt.  The results clearly indicate that a turns ratio of n = 1 should be 
used for the flyback transformer. 
 Note that there are a number of other parameters determining the power loss in the SECE 
flyback converter including the MSP430 master clock selection, the peak-detection circuitry 
components, and the discrete transistors Q1 and Q2 for synchronous operation (and D1 for 
asynchronous operation).  To select these components and parameters, the power loss 
calculations are repeated while sweeping Lm for different families of variables.  For the selection 
of the devices to be used in the SECE flyback converter power stage, the results in Fig. 6.7 
indicate that the Vishay Si1988DH Dual N-Channel MOSFET pair is the optimal choice to 
maximize the output power of the converter. 
 
Figure 6.8: Theoretical output power for different piezoelectric excitation magnitudes. n = 1. 
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Component Part number Comments 
MOSFET 
(dual N-Channel) Si1988EDH 
Ron = 0.15 Ω 
Qg = 1 nC 
Coss = 20 pF 
Schottky Diode 
(D1) BAT150B VD = 0.40 V 
Schottky Diode 
(bridge) BAT43WS VD = 0.35 V 
Transformer Core MPP Toroid 300µ 
Lm = 500  µH 
n1/n2 = 33/33  
Lleak1 = 1.3 µH 
Lleak2 = 1.2  µH   
RL_ESR1 = 0.565  Ω 
RL_ESR2 = 0.890  Ω 
Microcontroller MSP430x22x2 ILPM4 = 100 nA 
Peak Detector 
(Comparator & 
Passives) 
MAX919 
Iss =380 nA 
Rpk1 = 15 M Ω 
Rpk2 = 5 M Ω 
Rpk3 = 100 k Ω 
Cpk1 = 100 pF 
Cpk2 = 400 pF 
Piezoelectric 
Device PFC-W14 
Cp = 5.296 nF 
fres = 30 Hz 
 
Table 6.1: Components used in flyback converter design based on power loss calculations with Vout = 3 V. 
 
 
 
Figure 6.9: Theoretical power loss breakdown at Vp = 15 V (90 mg) for synchronous switching.  Largest power loss 
contributor is the peak detection circuitry. 
PQ2
0.306 µW
PL_core
1.477 µW
PQ1
0.227 µW
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0.394 µW
Ppkd_p
9.202 µW
Pctrl_sync
5.379 µW
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 Following an iterative process to select optimal parameters for this low piezoelectric 
excitation level across all Lm, the power loss simulations are repeated once again for a family of 
peak input voltage, Vp, to determine the desired value of Lm.  From the results in Fig. 6.8, the 
selected transformer magnetizing inductance is Lm = 500 µH.  An example of the power loss 
breakdown with this Lm value at a slightly higher piezoelectric excitation level (90 mg) is shown 
in Fig. 6.9. The MATLAB code used to run the power loss calculations is given in Appendix C. 
The details of the selected components are given in Table 6.1. 
 In the next section, details of the microcontroller implementation to generate the required 
gate-drive signals to operate the SECE flyback converter are given. 
6.2 Control Circuitry and Algorithm 
The Texas Instruments MSP430 microcontroller in Fig. 6.4 generates the signals VG_Q1 and VG_Q2 
 
Figure 6.10: Theoretical output power versus acceleration for synchronous and asynchronous switching. 
Synchronous switching delivers more output power for accelerations above 120 mg. 
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that drive the gates of the MOSFETs in the SECE flyback converter.  The power loss 
calculations in the previous section are run for both asynchronous and synchronous operation to 
determine the theoretical output power of the converter (Vout = 3 V) versus acceleration on the 
piezoelectric cantilever. Results from these calculations are shown in Fig. 6.10, and for 
accelerations below 100 mg, asynchronous operation delivers more power to the output of the 
converter. The ability to put the microcontroller to deep sleep sooner (without having to generate 
VG_Q2 for the t2 interval) reduces the control power loss more than the conduction losses are 
increased by using a diode to conduct the current during t2. 
Since the acceleration on the piezoelectric generator is expected to vary during converter 
operation, an adaptive SECE algorithm is used to switch between asynchronous and synchronous 
 
 
Figure 6.11: Adaptive SECE algorithm. The MSP430 microcontroller remains in deep sleep mode until an external 
peak detector wakes it. 
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operation to maximize the energy scavenged.  The peak input voltage to the converter, Vin, also 
requires sensing in order to generate the correct t2 for synchronous operation.  Note that this is 
approximately equal to the peak output voltage of the piezoelectric device and is sensed after the 
full-bridge rectifier (Fig. 6.2). 
A block diagram of the algorithm is shown in Fig. 6.11.  When the peak detection 
circuitry senses a peak on the piezoelectric generator output voltage, it causes an interrupt to 
wake up the MSP430 microcontroller from deep sleep.  Within the interrupt service routine 
(ISR), a decision is made based a user set counter to determine whether to stay in asynchronous 
operation.  If the counter is not zero, the MSP430 outputs VG_Q1 with a fixed t1 (determined from 
(6.1)), VG_Q1 is held low, decrements the counter and the microcontroller goes back into deep 
sleep mode. 
 If the count has ended, the on-chip analog-to-digital converter is started and the MSP430 
exits the ISR and goes into active mode.  From the sensed Vin, the system either goes into 
synchronous operation or asynchronous operation.  For higher Vin (more power available), 
synchronous operation is selected and t2 is set based on Vin.  Both VG_Q1 and VG_Q2 are generated 
and the MSP430 goes into sleep mode.  For lower Vin, asynchronous operation is selected.  After 
the gate-drive signals are output, a counter is set that determines how long the system stays in 
asynchronous operation before Vin is sensed again. In the next section, experimental results for a 
SECE flyback converter operating with this algorithm are presented. 
6.3 Experimental Results 
The PFC-W14 is tested with an APS Electro-Seis Model 113 long-stroke shaker.  The shaker is 
fed a sinusoidal waveform that is amplified by an APS Dual-Mode Model 114 amplifier. 
 First, a standard rectifier-
frequency and optimal load resistance for varying input power levels
Model 352C65 accelerometer is used to determine the force on the piezoelectric device.  
Accelerometer output of 102 mV corresponds to 1 g (9.81 ms
experimental setup and the SECE flyba
respectively.  The SECE circuit is tested at the same forces using fixed
operation and then with adaptive
power supply at the output of the converter emulates a batte
Figure 6.12: (a) Image of PFC-W14 piezoelectric generator attached to APS long
attached to the base of the cantilever determines the acceleration present. 
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capacitor piezoelectric energy scavenger is tested at the resonant 
.  A PCB Piezotronics 
-2) of acceleration.  The 
ck converter are shown in Fig. 6.12(a) and Fig.
-timing asynchronous 
-timing synchronous operation with mode transition disabled. A 
ry, with Vout = 3 V.  
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(b) 
 
-stroke shaker. 
(b) SECE flyback converter.
 6.12(b) 
 
An accelerometer 
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Figure 6.13: Experimental converter output power versus acceleration for synchronous and asynchronous 
switching. 
 
 
Acceleration 
(mg) 
Vp 
(V) 
Pout 
Standard 
Rectifier
 
(µW) 
Pout 
Async. 
Theo. 
(µW) 
Pout 
Sync. 
Theo. 
(µW) 
Pout 
Async. 
Exp. 
(µW) 
Pout 
Sync. 
Exp. 
(µW) 
39 8.00 1.9 1.0 0 0.8 0 
51 10.0 3.0 3.8 2.8 3.8 2.7 
67 12.5 5.7 8.4 7.6 8.0 7.2 
90 15.0 9.1 14.0 13.5 13.2 13.0 
110 17.5 13.4 20.6 20.5 20.0 19.7 
133 20.0 17.8 28.4 28.6 27.2 27.1 
161 22.5 23.9 37.1 37.8 34.2 35.3 
188 25.0 29.8 46.9 48.0 46.0 47.2 
212 27.5 36.9 57.6 59.3 56.6 58.4 
243 30.0 45.4 69.4 71.5 69.0 71.7 
 
Table 6.2: Experimental results of SECE flyback converter in asynchronous and synchronous operation compared 
to theoretical calculations and standard rectifier-capacitor circuit. 
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Results of the experimental testing are presented in Fig. 6.13 and Table 6.2.  These 
results show that with asynchronous operation, the SECE circuit scavenges more energy than a 
standard rectifier-capacitor circuit (not including circuit losses to emulate the optimal resistance), 
at accelerations of 51 mg and above.  Synchronous operation delivers equal or more power than 
asynchronous operation at accelerations of 110 mg or greater.  This confirms the selection of the  
transition point between asynchronous and synchronous operation in the adaptive SECE 
algorithm based on theoreticl power loss calculations.  For both modes of operation, the 
experimental results closely match the predicted theoretical values. 
Figure 6.14 shows oscilloscope waveforms of the system at an acceleration level of 90 
mg.  The accelerometer output (Ch. 1), the converter input voltage vin (Ch. 2), and the  output 
voltage vpzt (Ch. MATH) of the PFC-W14 piezoelectric device are shown in Fig. 6.11(a). 
In Fig. 6.11(b), zoomed in oscilloscope waveforms of the Q2 gate-drive signal VG_Q2 
(Ch. 1), vin (Ch. 2), the drain voltage of Q2 VD_Q2 (Ch. 3), and the Q2 gate-drive signal VG_Q1 
(Ch. 4) during a synchronous SECE interval are shown.  When VD_Q1 is high,  Q1 is on and the 
input voltage resonantes down to 0 V over t1 as the charge from Cp is transferred to Lm.  After t1, 
the schottky diode conducts briefly before Q2 turns on with VD_Q1.  At the end of the SECE 
interval, there is some small ringing before Cp begins to charge again from the piezoelectric 
generator acceleration. 
6.4 Summary 
An adaptive SECE energy scavenger was designed and optimized using detailed power loss 
analysis of the full circuit including the power stage.  Results with both asynchronous and 
synchronous power stage switching show improved energy scavenging over a standard rectifier-
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capacitor energy scavenger.  Experimental results closely match predicted performance by power 
loss analysis. 
 
  
 
(a) 
 
(b) 
 
Figure 6.14: (a) Oscilloscope waveforms of the accelerometer output (Ch. 1), the converter input voltage vin (Ch. 2) 
and the piezoelectric generator output voltage vpzt (Ch. MATH).  The acceleration applied is 90 mg.  (b) Zoomed in 
oscilloscope waveforms of the Q2 gate-drive signal (Ch. 1), vin (Ch. 2), the voltage at the drain of Q2 VD_Q2 (Ch. 3), 
and the Q1 gate-drive signal (Ch. 4) during a synchronous SECE interval. 
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Chapter 7 
Conclusions 
Energy harvesting is a rapidly growing field of electronics research. As sensor loads become 
smaller and consume less power, the use of energy harvesting can significantly impact the 
performance of the sensor or device. Performance improvements include increased lifetimes of 
the sensor while the frequency at which it senses and transmits data remains the same. Increasing 
this frequency whilst maintaining the sensor lifetime is also considered a performance 
improvement. As sensor power consumption falls below 100 µW, greater care must be taken in 
the design of the system as the loss of a single microwatt can have a significant impact on the 
sensor performance.  These are known as energy scavenging systems. 
 The essential component of the energy scavenging system is the power management 
circuitry. This block enables feasible and efficient energy scavenging by maximizing the output 
power of the wireless power source and processing it such that it can be used by the sensor load.  
The latter typically means that the power processor has to take the energy from the source and 
deliver it efficiently to a battery. 
 There are a number of wireless power sources ranging from piezoelectric and 
thermoelectric generators to RF rectifying antennae and axial-flow micro-turbines that can be 
used.  The selection of the wireless power source is heavily dependent on the sensor 
environment. For example, a structural integrity sensor placed in the wing of an aircraft would 
likely use a piezoelectric generator as the source due to the presence of significant vibrations. 
After the wireless power source is selected, the required power management circuitry for 
energy scavenging from that source can be determined. These techniques and associated design 
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of the switch mode power supply can vary significantly with the wireless power source as the 
power characteristics of these sources can be very different. 
This thesis presents a number of these techniques for various wireless power sources.  
One of the major contributions (1) of the thesis is the development of an ultra-low power control 
technique to enable multiple converter topologies to emulate a positive resistance at the input.  
This technique along with a careful power loss analysis based design enables efficient energy 
scavenging from RF rectifying antennae that maximizes output power at power levels below 
100 µW. It is experimentally verified with commercially available discrete components [35]-
[34], [102]-[103].  It has also been verified with an anemometer generator [78].  This method is 
referenced as a highly efficient power management technique to maximize energy extraction for 
piezoelectric generators [109]-[110] as well as thermoelectric generators [111]. A second 
contribution of this thesis (2) was the lowering of the energy scavenging floor by developing a 
custom IC with programmable timing to allow for converter efficiencies of over 18 % at input 
power levels of under 0.9 µW [106]-[107]. Additionally, (3) the detailed power loss analysis 
based design is used with a known scavenging method (SECE) for piezoelectric generators to 
optimize converter efficiency and maximize scavenged power [57]. 
 
(1) Resistor Emulation for Energy Scavenging 
The RF rectifying antenna consists of an antenna designed to receive electromagnetic waves of a 
narrow or broad frequency range followed by a schottky diodes that rectify the received waves. 
The output power characteristics of the rectenna are such that over multiple magnitudes of 
incident power density, there is an optimal constant positive resistive load where the output 
power of the rectenna is maximum. Therefore, in order to extract the maximum power from a 
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rectenna and to efficiently deliver it to an energy storage element such as a thin-film lithium 
battery, a power management circuit is required to emulate the optimal load resistance of the 
rectenna whilst still charging the battery at the output. 
 To accomplish this, basic power factor correction techniques are leveraged with simple 
control strategies to operate a boost converter, a buck-boost converter, a buck converter, and a 
flyback converter in fixed-frequency DCM or variable-frequency CRM. The control parameters 
to generate a desired emulated resistance are the transistor on-time, t1, the switching frequency 
period, Thf, and the power-stage inductance, L (or Lm in the case of the flyback converter). To 
reduce the converter and control power losses further, the converter operation is operated in a 
pulsed manner with the low frequency duty-cycle, k. This becomes an additional control 
parameter for the emulated resistance of the converter. The input capacitor to the converter has to 
be selected appropriately to ensure accurate resistor emulation with pulsed operation. For some 
of the emulated resistance equations of the various converters, there is a dependence on the input 
and output voltages. However, at the input power levels associated with energy scavenging, the 
majority of these dependencies become negligible.  
For a rectenna, the optimal load resistance can range from a few hundred ohms to a few 
kilo-ohms. Therefore, at input power levels below 100 µW, the input voltage of the resistor 
emulating converter is typically multiple times less than the battery voltage at the converter 
output. Considering this, a boost converter topology is selected to emulate the desired resistance. 
The converter is operated in pulsed fixed-frequency DCM with asynchronous switching to 
simplify the control circuitry.  The required gate-drive signal for this mode of operation can be 
generated by only two oscillators: a high-frequency oscillator that outputs the gate-drive signal 
as it is pulsed on and off by a low-frequency oscillator. 
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 Next, the boost converter is designed using commercially available discrete component 
for scavenging energy from a given rectenna with a characterized optimal load resistance. In 
order to maximize the power delivered to a thin-film lithium ion battery at the output, not only 
does the power extracted from the rectenna, Prectenna_out, have to be maximized by emulating the 
optimal load resistance, but the control parameters determining the emulated resistance should be 
selected to optimize converter efficiency. The power losses in each of the components in the 
boost converter are modeled and calculations performed to select the optimal control parameters. 
The high frequency oscillator used has a fixed 50 % duty-cycle which simplifies the control 
parameter selection. The resulting boost converter is tested with a 2.4 GHz 6 cm x 6 cm patch 
rectenna in an anechoic chamber.  At an incident power density of 30 µW/cm2, the resistor 
emulation technique enables a tracking efficiency of 85 % of the rectenna peak power point 
whilst the power loss analysis based design maintains a converter efficiency of 36.2 %. This 
allows any wireless sensor or device that consumes less than 8 µW to be powered indefinitely. 
 This resistor emulation technique can also benefit energy scavenging systems with input 
power sources such as piezoelectric, thermoelectric, and axial-flow generators. Unlike rectennas, 
some of these power sources, like the piezoelectric generator, can have very large optimal load 
resistances of tens to hundreds of kilo-ohms.  Therefore a different power converter topology 
such as a buck-boost or boost converter may be required. 
 Although resistor emulation is a successful ultra-low power method to naturally track the 
peak power point of a wireless power source over multiple decades of input power, there are 
drawbacks to designing the converter from commercially available discrete components as 
shown. The development of a programmable IC designed specifically for resistor emulation can 
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lower the energy scavenging floor significantly.  The floor is the input power level at which 
control power consumption becomes greater than the amount available at the input. 
 
 
(2) Custom IC for Energy Scavenging 
To dramatically improve converter efficiency and add programmability to the resistor emulation 
control parameters, an energy scavenger IC is designed. The IC design follows the same simple 
control architecture of the discrete circuit by using two ultra-low power oscillators. 
The fabricated IC achieves nominal power consumption under 1 µW by using heavily 
current-starved circuitry biased from a 1.8 nA sub-threshold resistor-less current source.  A low-
frequency oscillator implements the k control parameter by pulsing on and off a higher power 
high-frequency oscillator.  The low-frequency duty-cycle, k, is determined by controlling the 
charge discharge current of capacitor.  The voltage on the capacitor rises and falls within the 
hysteresis band of a Schmitt trigger. The high-frequency oscillator is a current-starved ring 
oscillator design with a fixed duty-cycle of 50 %. The positive on-time of the oscillator output, 
which is the transistor on-time, t1, is controlled by the bias current fed into the ring oscillator 
elements.  Non-overlapping gate-drive circuitry and an on-chip power MOSFET are designed to 
minimize switching and conduction losses for an expected range of input power levels and 
emulated resistances.  Digital inputs to the energy scavenger IC determine t1 and k. 
The power loss models for a boost converter operating in pulsed fixed-frequency DCM 
are updated for the energy scavenger IC and calculations are run to determine the optimal values 
of the power stage inductor, L, t1, and k.  In similar conditions as the discrete boost converter and 
rectenna energy scavenging system, the resistor emulation with the energy scavenger IC achieves 
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the same peak power point tracking efficiency and improves the converter efficiency to 62 %, 
thus allowing the same wireless sensors and devices that consume less than 8 µW to operate 
indefinitely, but with almost double the data transmission. 
The digital inputs of the energy scavenger IC allow the t1 and k control parameters to 
change adaptively to increase converter efficiency when it is used in conjunction with an external 
microcontroller. Although a constant emulated resistance will have high peak power point 
tracking efficiency over magnitudes of input power level, the t1 and k combination that optimized 
converter efficiency at Pin = 10 µW, could be 10 % less efficient than another combination for 
Pin = 100 µW.  In standalone testing, the addition of the microcontroller increases control power 
consumption slightly as it wakes from deep sleep periodically to determine the input power level 
and adjust the t1 and k inputs to the energy scavenger IC accordingly. However, it is expected 
that the wireless sensor or device will use a microcontroller itself, and that device could be used 
to control the energy scavenger IC to optimize converter efficiency. 
In addition to use with a rectenna, the energy scavenging IC can also be used with a 
thermoelectric generator and when operated together with a microcontroller, it can implement a 
basic fractional open-circuit voltage MPPT algorithm at sub-100 µW input power levels. 
The energy scavenger IC can be improved by integrating a second on-chip power 
MOSFET and associated control circuitry to implement synchronous switching to increase 
converter efficiency.  Converter efficiency could be further improved by adding duty-cycle 
control for the high-frequency oscillator. 
One of the disadvantages of the resistor emulating circuitry as presented is that it requires 
a pre-charged battery to draw power from first before operating. The addition of start-up 
circuitry that can be powered from the converter input would enable the power management 
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circuitry to operate with a discharged ultra-capacitor as the energy storage element in the system.  
Currently, in the boost converter topology, a large incident power density could be enough to 
passively charge the converter output through the Schottky diode. 
 
(3) Design Technique for SECE Energy Scavenger 
It has been shown that for energy scavenging from piezoelectric generators, there are non-linear 
techniques such as SSHI and SECE that can improve the amount of energy scavenged by the 
standard rectifier-capacitor method.  In absolute terms, SSHI can deliver more energy than SECE 
is advantageous in scenarios where there are multiple vibration frequencies exciting the 
piezoelectric generator.  A SSHI energy scavenger requires a specific load resistance following 
the rectifier that is frequency dependent, whereas basic SECE operation, the extraction of charge 
from the parasitic capacitance of the piezoelectric element when it is at maximum, can remain 
the same for different vibration frequencies.  Although the SECE technique is a known energy 
scavenging technique, the control and power stage design has not been carefully researched. 
 In order to optimize the design of a SECE energy scavenger, the power loss analysis 
based design techniques applied to the resistor emulating converters are applied. The converter 
topology selected is a flyback converter with synchronous and asynchronous switching. The 
gate-drive signals for the flyback converter are generated by a microcontroller that is quickly 
brought out of deep-sleep when a peak of the piezoelectric voltage is detected.  An algorithm is 
developed that switches converter operation between synchronous and asynchronous switching 
depending on the peak piezoelectric voltage.  The transition voltage along with the design of the 
converter power stage including flyback transformer and selection of the discrete MOSFETs is 
based on detailed power loss modeling of each component.  
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Experimental results with the designed SECE flyback converter show a match with 
theoretical power loss calculations within 5 %.  Therefore this modeling accuracy shows that the 
power loss analysis based design approach can be critical in ensuring future SECE converters 
operate with maximum efficiency. The results at accelerations of 90 mg also show a 50 % output 
power improvement (14 µW from 9.1 µW) using the SECE flyback converter compared to a 
standard rectifier-capacitor. 
 The main disadvantage of the of the SECE flyback converter as presented is the peak 
detection circuitry.  To keep the power consumption of this circuitry low, the magnitudes of the 
resistances in the circuitry are large and therefore the peak detection is slow and may perform 
poorly in some multi-modal vibrations. 
poorly in some multi-modal vibrations. 
7.1 Future Research Directions 
The contributions presented in this thesis have opened up many exciting possibilities for sensor 
applications by lowering the floor for feasible energy scavenging.  The power loss analysis based 
design maximizes the efficiency of the scavenger power management circuitry and can be 
applied to other energy scavenging techniques not discussed in detail in this thesis, such as SSHI.  
The energy scavenger IC presented in this thesis demonstrates that integrating power 
management circuitry previously designed with commercially available discrete components can 
lead to dramatic performance improvements, even when the original is itself an optimized ultra-
low power design. Future research would involve a drive towards integrating more components 
of the energy scavenging system together.   
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The first incremental step would be to combine the control circuitry of the wireless sensor 
or device and the control circuitry of the power management circuitry. In general, commercially 
available microcontrollers have superfluous features for sensor, data transmission, and power 
management control.  Therefore, integrating these components together in an application specific 
integrated circuit (ASIC) would provide the following benefits: miniaturization, reduced power 
consumption, and improved adaptive performance. For example, the timing of the sensor polling 
and power management adjustment could be done on demand without the requirement of 
microcontroller wake-up routines and sleep timing. The ASIC would have reduced flexibility to 
different sensor types, wireless power sources, and possibly input power levels, but the 
development of such an ASIC would further lower the energy scavenging floor for a given 
application. 
Further integration of the energy scavenging system could be towards miniaturization, 
and involve the energy storage element and the magnetics of the power management circuitry.  A 
thin-film lithium ion battery could be deposited directly on the silicon die of the control circuitry.  
The absolute energy capacity of the battery may not be an issue if the control circuitry can ensure 
that data transmission only occurs when there is sufficient power available at the input.  Fully 
integrated power management magnetics can be difficult to achieve as smaller inductance values 
correspond with higher switching frequencies and thus larger power consumption by the control 
circuitry. 
Miniaturization of the energy scavenging systems would in turn open up more application 
areas such as implanted biomedical devices.  The wireless power sources for these devices could 
be one of the axial-flow micro-turbines or MEMs piezoelectric generators being researched 
today.  Both of which could leverage the techniques presented in this dissertation. Regardless of 
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the input source or power management technique, the system should be designed with careful 
modeling of all power loss sources in order to maximize the energy scavenged. 
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Appendix 
A.1 – CRM Control Circuitry 
Figure A.1 shows a sample schematic of control circuitry to operate a boost converter in pulsed 
variable-frequency CRM. The control circuitry consists of a low-frequency (LF) oscillator that 
has a positive duty-cycle of (1 – k).  The LF oscillator enables the high-frequency switching 
circuitry its output is low.  When this switching circuitry is enabled, the one-shot circuit 
generates a positive pulse with a width of t1 to turn on the N-Channel MOSFET Q1.  Once the 
one-shot output goes low, Q1 is turned off and the P-Channel MOSFET Q2 turns on.  The 
resistor Rsense has a voltage proportional to the inductor current and a zero-crossing comparator 
 
 
Figure A.1: Sample control circuitry implementing pulsed variable-frequency CRM operation of boost converter. 
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detects when the inductor current reaches zero.  Once the current crosses zero, the comparator 
output signals the one-shot circuit to generate another positive pulse. Once the LF oscillator 
output goes high, the high-frequency switching circuitry is disabled, and Q1 and Q2 are held off. 
 The implementation shown in Fig. A.1 is relatively simple, and can implement 
synchronous switching if care is taken in the selection of the AND gates driving the MOSFETs 
such that there is no significant cross-conduction.  However, the requirement of the zero-crossing 
comparator with reasonable delay to prevent negative current adds to the control power 
consumption of this circuit. Therefore, although pulsed variable-frequency CRM operation of a 
boost converter can generate emulated resistances completely independent of output voltage, the 
increased control complexity compared to the dual-oscillator solution presented for pulsed fixed-
frequency DCM makes the latter mode of operation preferable for lower power energy 
scavenging solutions. 
A.2 – Buck-boost versus Boost converter Efficiency Comparison 
A boost converter is typically more efficient than a buck-boost converter because in the boost 
converter, the input current equals the inductor current. The advantage of the buck-boost 
converter in the pulsed fixed-frequency DCM operation over the boost converter is that the 
emulated resistance is independent of input power level, while the boost converter has a 
correction factor, (M / (M – 1)), that can be attributed to the input current being equal to the 
inductor current. 
 To select between the two converter types, the power losses in both are modeled and 
control parameters are selected that optimize converter efficiency and emulate a desired 
resistance.  The optimization is done for a converter input power of 50 µW from the rectenna in 
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Chapter 3 with an optimal load resistance of 750 Ω. The modeled losses consider an energy 
scavenger built using the control circuitry in Chapter 3 that is designed from commercially 
available discrete components. The resulting control parameters for the buck-boost converter are:  
L = 80 µH, t1 = 12.6 µs, k = 0.034. The corresponding parameters for the boost converter are: 
L = 80 µH, t1 = 12.6 µs, k = 0.032. Note that the primary difference is in the low-frequency duty-
cycle, k.  This is due to the optimization for the boost converter including the correction factor in 
the emulated resistance equation. The reduced k results in smaller control losses and improved 
efficiency for the boost converter compared to a buck-boost converter.  This is evidenced in the 
theoretical calculations shown in Fig. A.2. The control parameters remain fixed across the input 
power range, and therefore, while the buck-boost converter emulated resistance remains 
constant, the boost converter emulated resistance varies.  Over the range shown in Fig. A.2, the 
emulated resistance varies by 2 % - 3 %.  As shown in Fig. 3.15, this results in minimal 
 
 
Figure A.2: Theoretical boost converter and buck-boost converter efficiencies with control parameters optimized 
for Pin = 50 µW whilst emulating 750 Ω. 
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reduction of the peak power point tracking efficiency. Therefore, for fixed timing 
implementations of the rectenna energy scavenging technique presented in this thesis, the use of 
either boost or buck-boost converters may result in similar scavenging efficiencies.  However, 
for adaptive implementations, the boost converter will be more efficient.  In addition to this, the 
boost converter topology does not require a floating input source. 
B – On-chip MOSFET and Gate-drive Optimization 
In order to optimize the design of the energy scavenger IC, the power losses in the gate-drive 
chain and on-chip power MOSFET are modeled. This aids in the selection of the number of gate-
drive stages, the gate-drive tapering factor, tf, and the sizing of the on-chip power MOSFET. 
 The losses in the gate-drive chain (for constant high-frequency operation, k = 1) are given 
by the equation below [104]: 
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2,2, . (A.1) 
 
In this equation, WPD,2 and WND,2 are the widths of the P-channel and N-channel transistors 
respectively of the center stage in the gate-drive chain.  The P-channel width is selected to be 
three times larger than the N-channel width. The parameters Cx and Cy are the capacitances (in 
F/m) at the input and output respectively of center gate-drive stage. The number of stages in the 
chain is n. Note that the device lengths are the minimum. 
  For the losses in the power MOSFET, process simulations are run to determine the 
dependence of the gate capacitance, Cgs, and on-state resistance, Rds,on, on the MOSFET width, 
WN.  The resulting expression for Cgs is: 
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NNgs CWC ⋅= . (A.2) 
The parameter CN is the capacitance per meter at the gate of the on-chip power MOSFET and 
equals 33.06 pFm-1. 
The expression for Rds,on is: 
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. (A.3) 
In the energy scavenger IC implementation, Vgs = Vdd, and for the predicted operation conditions 
of the energy scavenger IC (peak current, etc.), the other parameters in Equation (A.3) are 
α = -3.75, Vtn = 0.72 V, and kn = 177 µAV-2. 
 The Equations (A.1)-(A.3) are plugged into buck-boost and boost converter power loss 
equations for a number of emulated resistances of known rectennas and converter input power 
levels of 1 µW to 40 µW.  This results in the selection of n = 3 stages, WN = 3700 µm, and a 
tapering factor, tf = 10. 
 
C.1 – MATLAB Code for Discrete Boost Converter Efficiency Analysis 
The following MATLAB code is used to determine the power losses in a boost converter in 
pulsed fixed-frequency DCM made from discrete, commercially available components.  The 
inputs are the converter input power level, the desired emulated resistance, and the inductance 
value being used.  The function returns the efficiency of the converter for a range of transistor 
on-times, t1.  This function is repeated for a family of input power and inductances to select the 
inductance to be used in the converter. 
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function [eff, t1] = run_sweep_t1_boost_4IC(P, rem, l) 
  
%% constants & setup 
  
% rectenna & fixed values 
  
Rem = rem; 
Pin = P; 
Vin = sqrt(Pin*Rem); 
Vo = 4.15; 
  
V1 = Vin; 
V2 = Vo-Vin; 
Vx = Vin/(Vo-Vin); 
M = Vo/Vin; 
  
% independent variables 
  
D1 = 0.5;          % duty-cycle 
flf = 250;          % lower oscillating frequency 
  
number = 2500; 
  
t1 = linspace(0.1e-6,100e-6,number);        
L = l;  % L = inductance 
  
% esr dependant on inductance 
Rlesr = ((8e12).*(L.^4))-((1e10).*(L.^3))+((4e6).*(L.^2))+(3909.*L);             
  
% Si1563EDH power mosfet characteristics 
Ron = 2.1127; 
Coss = 1.19e-12; 
Qg = 650e-12; 
  
%% control losses found/calculated from experimental data 
  
Pfix = Vo*1e-6;  
Ppwm = Vo.*30e-6; 
  
%% main loss calculations 
  
eff = zeros(1,number); 
PD = zeros(1,number); 
tsettle = zeros(1,number); 
  
% calculate timing 
  
Thf = t1./D1; 
k = 2.*L.*Thf.*(M-1)./t1./t1./M./Rem; 
  
for i = 1:number; 
    if t1(i) > 5e-6 
        N = 100; 
        tosc = Thf(i)/N; 
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        tsettle(i) = (64*tosc)+100e-6; 
    else 
        N = 1; 
        tosc = Thf(i)/N; 
        tsettle(i) = (64*tosc)+100e-6; 
    end 
end 
  
% currents 
Ipk = Vin.*t1./L; 
for i = 1:number, 
        VD(i) = avg_VDiode(Ipk(i)); 
end 
t2 = t1.*Vin./(Vo+VD-Vin); 
It_rms = Ipk.*sqrt(t1./3./Thf); 
Id_rms = Ipk.*sqrt(Vx).*sqrt(t1./3./Thf); 
Id_avg = Ipk.*Vx.*t1./2./Thf; 
  
% total control losses (plus gate charge switching loss) 
Pctrl = Pfix + Ppwm.*k + Ppwm.*tsettle.*flf; 
  
for i = 1:number, 
    PD(i) = PDiode(Ipk(i),t2(i),Thf(i)); 
end 
  
% total conduction loss 
Pcond = k.*( (Rlesr.*((It_rms.^2)+(Id_rms.^2)))+(Ron.*It_rms.^2) + (PD) ); 
 
% total switching loss 
Psw = k.*(1./Thf).*((Qg*Vo/2)+(Coss.*(V1.^2)./2));  
  
%Ploss = Pctrl + Pcond + Psw; 
Ploss = Pctrl + Pcond + Psw; 
  
eff = ((Pin - Ploss)./Pin); 
  
for i = 1:number, 
    if eff(i) < 0 
        eff(i) = 0; 
    end 
end 
 
 C.2 – MATLAB Code for Energy Scavenger IC Converter Efficiency 
Analysis 
The MATLAB code below is modified from the code in Section C.1 to determine power losses 
for the energy scavenger IC in a boost converter topology operating in pulsed fixed-frequency 
DCM. 
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function [eff, t1] = run_sweep_t1_boost_4IC(P, rem, l) 
  
%% constants & setup 
  
% rectenna & fixed values 
  
Rem = rem; 
Pin = P 
Vin = sqrt(Pin*Rem); 
Vo = 4.15; 
  
V1 = Vin; 
V2 = Vo-Vin; 
Vx = Vin/(Vo-Vin); 
M = Vo/Vin; 
  
% independent variables 
  
D1 = 0.5;          % duty-cycle 
flf = 250;          % lower oscillating frequency 
  
number = 2500; 
  
t1 = linspace(0.1e-6,100e-6,number);        
L = l;  % L = inductance 
  
% esr dependant on inductance 
Rlesr = ((8e12).*(L.^4))-((1e10).*(L.^3))+((4e6).*(L.^2))+(3909.*L);             
  
% on chip power mosfet characteristics 
Ron = 2.1127; 
Coss = 1.19e-12; 
  
  
%% control losses found/calculated from experimental data 
  
Pfix = Vo*110e-9;  
Ipwm = 8.4668.*t1.^(-0.854); 
  
Ppwm = Vo.*Ipwm; 
  
%% main loss calculations 
  
eff = zeros(1,number); 
PD = zeros(1,number); 
  
% calculate timing 
  
Thf = t1./D1; 
k = 2.*L.*Thf.*(M-1)./t1./t1./M./Rem; 
  
% currents 
Ipk = Vin.*t1./L; 
for i = 1:number, 
        VD(i) = avg_VDiode(Ipk(i)); 
end 
t2 = t1.*Vin./(Vo+VD-Vin); 
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It_rms = Ipk.*sqrt(t1./3./Thf); 
Id_rms = Ipk.*sqrt(t2./3./Thf); 
Id_avg = Ipk.*t2./2./Thf; 
  
% total control losses (plus gate charge switching loss) 
Pctl = Pfix + Ppwm.*k; 
  
for i = 1:number, 
    PD(i) = PDiode(Ipk(i),t2(i),Thf(i)); 
end 
  
 
% total conduction loss 
Pcond = k.*( (Rlesr.*((It_rms.^2) + (Id_rms.^2))) + (Ron.*It_rms.^2) + (PD) 
); 
% total switching loss (minus gate charge) 
Psw = k.*(1./Thf).*(Coss.*(V1.^2)./2); 
  
Ploss = Pctl + Pcond + Psw; 
  
eff = ((Pin - Ploss)./Pin); 
  
for i = 1:number, 
    if eff(i) < 0 
        eff(i) = 0; 
    end 
end 
C.4 – C/C++ Code for MSP430 Microcontroller Operation with Energy 
Scavenger IC and Rectenna Input 
The C/C++ code below is to program the Texas Insturments MSP430 microcontroller such that it 
periodically senses the input voltage of the converter and then determines the new t1 and k 
parameters for the energy scavenger IC to optimize converter efficiency. The code below 
contains a simplified look-up table. 
 
#include "msp430x22x4.h" 
 
// MSP430 setting energy scavenger digital inputs 
// Stay in LPM3 and use VLO clock to calculate Vin and make decisions 
infrequently 
 
unsigned int i;    // loop counter 
int vin_adc = 0;    // adc measurement 
//unsigned int vin_set[] = {20, 34, 62};   // timing break points 
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void main(void) 
{ 
  WDTCTL = WDTPW + WDTHOLD;                  // Stop watchdog timer 
  P1DIR = 0xFF;                              // All P1.x outputs 
  P1OUT = 0;                                 // All P1.x reset 
  P2DIR = 0xFF;                              // All P2.x outputs 
  P2OUT = 0;                                 // All P2.x reset 
  P3DIR = 0xFF;                              // All P3.x outputs 
  P3OUT = 0;                                 // All P3.x reset 
  P4DIR = 0xFF;                              // All P4.x outputs 
  P4OUT = 0;                                 // All P4.x reset   
   
  // setup VLO and DCO timing 
  BCSCTL1 |= XT2OFF + DIVA_0 + RSEL0 + RSEL1 + RSEL2;  // Mid RSEL 
  BCSCTL3 |= LFXT1S_2;                         // LFXT1 = VLO 
  IFG1 &= ~OFIFG;                             // Clear OSCFault flag 
  BCSCTL2 |= SELM_1 + DIVM_0 + DIVS_0;      // MCLK = DCO/1, SMCLK = DCO/1 
  DCOCTL = DCO0 + DCO1 + MOD4;  
   
  // Set TimerA PWM period 
  TACCR0 = 1250-1;                // set TLF 
     
  // TimerA1 AND_EN 
  TACCTL2 = OUTMOD_7 + CCIE;              // TACCR2 reset/set  (up-down) 
  TACCR2 = 20;                              // set K_TLF   
    
  TACTL = TASSEL_1 + MC_1 + TBIE + ID_3;        // ACLK, up mode, Flag-enable 
   
  // set timing bits for everything (initialize in lowest power timing) 
   
  P1DIR |= BIT0 + BIT1 + BIT2 + BIT3; 
  P1OUT = 0;  
  P3DIR = 0xFF; 
  P3OUT = 0xC2; 
  P4DIR = 0xFF; 
  P4OUT = 0x60; 
 
  // ADC BLOCK 
  ADC10CTL0 = SREF_0 + ADC10SHT_0 + ADC10SR +ADC10ON;        
 // Set sampling time, turn on ADC12 
  ADC10CTL1 = INCH_4 + SHS_3 + CONSEQ_2;             
  // Use sampling timer 
  ADC10AE0 = BIT4; 
  ADC10CTL0 |= ENC;                               
  // Conversion enabled 
   
  P2DIR &= BIT4;                                  
  // P6.0, i/p 
  P2SEL |= BIT4;                                  
  // P6.0-ADC option select 
       
  while(1) 
  { 
   vin_adc = ADC10MEM; // conversion from Vin to ADC12MEM0 = (Vin * 
(2^10)/2.5) 
   if (vin_adc < 20) 
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   { 
    P1OUT &= ~BIT0; 
    P3OUT = 0xC2; 
    P4OUT = 0x60; 
   } 
   else if (vin_adc < 34) 
   { 
    P1OUT &= ~BIT0; 
    P3OUT = 0xEC; 
    P4OUT = 0x40; 
   } 
   else if (vin_adc < 62) 
   { 
    P1OUT &= ~BIT0; 
    P3OUT = 0xDC; 
    P4OUT = 0x43; 
   } 
   else 
   { 
    P1OUT |= BIT0; 
    P3OUT = 0xFA; 
    P4OUT = 0x60; 
   } 
   __bis_SR_register(LPM3_bits + GIE);        // Enter LPM3, 
enable interrupts    
  } 
} 
 
// Timer_A Interrupt Vector (TAIV) handler 
#pragma vector=TIMERA1_VECTOR 
__interrupt void Timer_A(void) 
{ 
 /* Any access, read or write, of the TAIV register automatically resets the  
 highest "pending" interrupt flag. */ 
  switch( TAIV ) 
 { 
   case  2: break; 
   case  4: P4OUT ^= BIT3;                             // P4.3 = toggle 
      __bic_SR_register_on_exit(LPM3_bits + GIE); 
      break; 
   case  8: break; 
   case 10: break; 
   case 12: break; 
   case 14: break;             
 } 
} 
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C.5 –Code for MSP430 Microcontroller Operation with Energy Scavenger IC 
and PV Cell Input 
The C/C++ code below is to program the Texas Insturments MSP430 microcontroller such that it 
periodically senses the input voltage of the converter and then determines the new t1 and k 
parameters for the energy scavenger IC to optimize converter efficiency. The code below 
contains a simplified look-up table. 
 
#include "msp430x22x4.h" 
 
// MSP430 setting energy scavenger for FOCV 
// Stay in LPM3 and use VLO clock to make decisions infrequently based on 
measured Vin 
 
int i = 0;    // regular loop counter 
int v = 0;    // voc measurement loop counter 
int pin_bin = 1;   // current power bin 
int find_voc = 1;   // flag set when pin bin change 
int vin_adc = 0;   // adc measurement 
//unsigned int vin_set[] = {20, 34, 62};   // timing break points 
 
void main(void) 
{ 
  WDTCTL = WDTPW + WDTHOLD;                  // Stop watchdog timer 
  P1DIR = 0xFF;                              // All P1.x outputs 
  P1OUT = 0;                                 // All P1.x reset 
  P2DIR = 0xFF;                              // All P2.x outputs 
  P2OUT = 0;                                 // All P2.x reset 
  P3DIR = 0xFF;                              // All P3.x outputs 
  P3OUT = 0;                                 // All P3.x reset 
  P4DIR = 0xFF;                              // All P4.x outputs 
  P4OUT = 0;                                 // All P4.x reset   
   
  // setup VLO and DCO timing 
  BCSCTL1 |= XT2OFF + DIVA_0 + RSEL0 + RSEL1 + RSEL2;  // Mid RSEL 
  BCSCTL3 |= LFXT1S_2;                         // LFXT1 = VLO 
  IFG1 &= ~OFIFG;                             // Clear OSCFault flag 
  BCSCTL2 |= SELM_1 + DIVM_0 + DIVS_0;      // MCLK = DCO/1, SMCLK = DCO/1 
  DCOCTL = DCO0 + DCO1 + MOD4;  
   
  // Set TimerA PWM period 
  TACCR0 = 1250-1;                 // set TLF 
     
  // TimerA1 AND_EN 
  TACCTL2 = OUTMOD_7 + CCIE;              // TACCR2 reset/set  (up-down) 
  TACCR2 = 20;                            // set K_TLF   
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  TACTL = TASSEL_1 + MC_1 + TBIE + ID_3; // ACLK, up mode, Flag-enable 
   
  // initialize to measure vin 
   
  P1DIR |= BIT0 + BIT1 + BIT2 + BIT3; 
  P1OUT = 0;  
  P3DIR = 0xFF; 
  P3OUT = 0x00; 
  P4DIR = 0xFF; 
  P4OUT = 0x00; 
   
  P2DIR &= BIT4;                             // P2.4, i/p 
  P2SEL |= BIT4;                             // P2.4-ADC option select 
   
  ADC10CTL0 = SREF_0 + ADC10SHT_3 + ADC10SR +ADC10ON;    // Set sampling 
time, turn on ADC10 
  ADC10CTL1 = INCH_4 + SHS_3 + CONSEQ_0;         // single channel, 
single conversion 
  ADC10AE0 = BIT4;          
  
         
  while(1) 
  { 
 if (find_voc == 1)  // measure Voc, converter was shut off 
   {            
   // and Voc settled when find_voc set 
    if (v == 1) 
    { 
     ADC10CTL0 |= ENC;                   // conversion enabled 
     TACCR0 = 400-1;               // set TLF 
    } 
    else if (v >= 2) 
    {  
     vin_adc = ADC10MEM;       
   // conversion from Vin to ADC12MEM0 = (Vin * (1023)/Vdd) 
   
   ADC10CTL0 &= ~ENC;                 // conversion disabled 
   find_voc = 0;        
   // clear measure voc flag 
     i = 0; 
     v = 0; 
   if (vin_adc < 68)        
  // not enough power, shutdown Voc < 0.2 V  (Vdd = 3) 
   { 
      P1OUT &= ~(BIT0 + BIT1 + BIT2 + BIT3); 
      P3OUT = 0x00; 
      P4OUT = 0x00; 
      pin_bin = 1; 
     } 
     else if (vin_adc < 200)       
  // low bin Voc < 0.4 V 
     { 
      P1OUT |= BIT2; 
      P1OUT &= ~(BIT0 + BIT1 + BIT3); 
      P3OUT = 0x04; 
      P4OUT = 0x44; 
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      pin_bin = 2; 
     } 
     else if (vin_adc < 350)       
  // mid-high bin Voc < 0.85 V 
     { 
      P1OUT |= BIT2; 
      P1OUT &= ~(BIT0 + BIT1 + BIT3); 
      P3OUT = 0x4A; 
      P4OUT = 0x40; 
      pin_bin = 4; 
     } 
     else          
   // high bin Voc > 0.85 V 
     { 
      P1OUT |= BIT2; 
      P1OUT &= ~(BIT0 + BIT1 + BIT3); 
      P3OUT = 0xFC; 
      P4OUT = 0x63; 
      pin_bin = 5; 
     } 
     TACCR0 = 8000-1;                   
   // set TLF 
 
    } 
    else 
    { 
    } 
    __bis_SR_register(LPM3_bits + GIE);        // Enter 
LPM3, enable interrupts 
     
   } 
 else if (find_voc == 0)         
    // turn off converter 
   { 
    if (i == 1) 
    { 
     ADC10CTL0 |= ENC;                   // conversion enabled 
     TACCR0 = 400-1;               // set TLF 
    } 
    else if (i >= 2) 
    { 
     vin_adc = ADC10MEM;       
   // conversion from Vin to ADC12MEM0 = (Vin * (1023)/Vdd) 
   
   ADC10CTL0 &= ~ENC;                            
 // conversion disabled 
   if (pin_bin == 1) 
   { 
    if (vin_adc < 44) 
    { 
     i = 0;  
    } 
    else 
    {  
       v = 0;       
    // pin_bin changed, find voc 
       find_voc = 1; 
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       P3OUT = 0x00; 
       P4OUT = 0x00; 
       P1OUT &= ~(BIT0 + BIT1 + BIT2 + BIT3); 
       TACCR0 = 1200-1;                 
     // set TLF 
    } 
   } 
   else if (pin_bin == 2) 
   { 
    if (vin_adc > 44 && vin_adc < 130) 
    { 
     i = 0;  
    } 
    else 
    {  
       v = 0;       
    // pin_bin changed, find voc 
       find_voc = 1; 
       P3OUT = 0x00; 
       P4OUT = 0x00; 
       P1OUT &= ~(BIT0 + BIT1 + BIT2 + BIT3); 
       TACCR0 = 1200-1;                 
     // set TLF 
    } 
   } 
   else if (pin_bin == 4) 
   { 
    if (vin_adc > 130 && vin_adc < 230) 
    { 
     i = 0;  
    } 
    else 
    {  
       v = 0;       
    // pin_bin changed, find voc 
       find_voc = 1; 
       P3OUT = 0x00; 
       P4OUT = 0x00; 
       P1OUT &= ~(BIT0 + BIT1 + BIT2 + BIT3); 
       TACCR0 = 1200-1;                 
     // set TLF 
    } 
   } 
   else if (pin_bin == 5) 
   { 
    if (vin_adc > 230) 
    { 
     i = 0;  
    } 
    else 
    {  
       v = 0;       
    // pin_bin changed, find voc 
       find_voc = 1; 
       P3OUT = 0x00; 
       P4OUT = 0x00; 
       P1OUT &= ~(BIT0 + BIT1 + BIT2 + BIT3); 
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       TACCR0 = 1200-1;                 
     // set TLF 
    } 
   } 
   else 
     { 
     } 
      
    } 
    else 
    { 
    } 
    __bis_SR_register(LPM3_bits + GIE);        // Enter 
LPM3, enable interrupts 
   } 
   else 
   { 
   } 
//   __bis_SR_register(LPM3_bits + GIE);        // Enter LPM3, 
enable interrupts    
  } 
} 
 
// Timer_A Interrupt Vector (TAIV) handler 
#pragma vector=TIMERA1_VECTOR 
__interrupt void Timer_A(void) 
{ 
 /* Any access, read or write, of the TAIV register automatically resets the  
 highest "pending" interrupt flag. */ 
  switch( TAIV ) 
 { 
   case  2: break; 
   case  4: i = i + 1;              // increment i 
     v = v + 1;   // increment v 
     __bic_SR_register_on_exit(LPM3_bits + GIE); 
     break; 
   case  8: break; 
   case 10: break; 
   case 12: break; 
   case 14: break;             
 } 
} 
C.6 – MATLAB Code for SECE Flyback Converter Efficiency Analysis 
To determine the control parameters for the SECE flyback converter for energy scavenging from 
a piezoelectric device, the MATLAB code below is used to find the power losses in each of the 
converter components, including for both asynchronous and synchronous operation.  
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function [PQ1, PQ1_s, PQ1_c, PQ2, PD, PL_esr, PL_core, Pctrl_async, 
Pctrl_sync, Pdelay] = sece_flyback(Cp, Lm, Vp, Vo, n, Tp2) 
  
%% constants & setup 
  
% function inputs 
  
Cp = Cp;       % parasitic capacitance, mainly from piezo 
Vp = Vp;       % peak voltage of piezo 
Vo = Vo;       % converter output voltage 
n = n;         % transfomer turns ratio: n2/n1 
Tp2 = Tp2;     % 1/2 nominal pzt vibration period 
  
Lm = Lm;       % transformer equivalent inductance 
  
number = size(Lm,2); 
  
% % power mosfet characteristics (Si1912EDH) 
% Ronn = 0.23; 
% Cossn = 20e-12; 
% Qgn = 0.75e-9; 
  
% power mosfet characteristics (Si1988DH) 
% Ronn = 0.15; 
% Cossn = 20e-12; 
% Qgn = 1e-9; 
  
% % power mosfet characteristics (Si6925ADQ) 
% Ronn = 0.04; 
% Cossn = 125e-12; 
% Qgn = 2.7e-9; 
  
% % power mosfet characteristics (Si5904DC) 
% Ronn = 0.075; 
% Cossn = 90e-12; 
% Qgn = 2.25e-9; 
  
% power mosfet characteristics (DM5L06DWK) 
Ronn = 1.2; 
Cossn = 25e-12; 
Qgn = 1e-9; 
  
  
Vgate = Vo;      % gate driver voltage? 
  
% time intervals 
  
t1 = (pi./2).*sqrt(Lm.*Cp);                  % 1st time interval (Q 
conducting) 
t2 = n.*(Vp./Vo).*sqrt(Lm.*Cp);              % 2nd time interval (D 
conducting) 
  
% Currents 
  
Ipk = Vp.*sqrt(Cp./Lm);                                     % peak current in 
inductor 
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IQ1rms = (Vp).*sqrt(Cp./2./Lm);                             % rms current in 
Q1 during t1 
IQ2rms = (Vp./n).*sqrt(Cp./3./Lm);                          % rms current in 
Q2 during t2 
ILrms = Ipk.*(1./sqrt(t1 + t2)).*sqrt((t1/2)+(t2/3));       % rms current in 
Lm during sece interval 
  
  
%% power stage losses 
  
VD = zeros(1,number); 
  
for i=1:number 
    VD(i) = avg_VDiode(Ipk(i)/n); 
end 
  
URon1 = t1.*IQ1rms.*IQ1rms.*Ronn; 
UQg1 = 0.5.*Qgn.*Vgate; 
UCoss1 = 0.5.*Cossn.*(Vp^2); 
UQ1 = URon1 + UQg1 + UCoss1; 
PQ1_c = URon1 / Tp2; 
PQ1_s = (UQg1 + UCoss1)/Tp2; 
PQ1 = UQ1/Tp2; 
  
URon2 = t2.*IQ2rms.*IQ2rms.*Ronn; 
UQg2 = 0.5.*Qgn.*Vgate; 
UCoss2 = 0.5.*Cossn.*((Vo+(Vp*n))^2); 
UQ2 = URon2 + UQg2 + UCoss2; 
PQ2 = UQ2/Tp2; 
  
UD = 0.25./n.*Ipk.*t2.*VD; 
PD = UD/Tp2; 
  
[UL_esr, UL_core] = trans_loss_MPP_300_2L(Lm, n, t1, t2, ILrms, IQ2rms, Vp, 
Cp); 
PL_esr = UL_esr/Tp2; 
PL_core = UL_core/Tp2; 
  
  
%% control power losses 
  
Icomp = 500e-9; 
tdelay = 150e-6;         %propagation delay of comparator 
  
tclk_a = zeros(1,number);       %clk for async 
tclk_s = zeros(1,number);       %clk for sync 
ILPM4 = 100e-9; 
  
% %   synchronous rectification will require a faster clock  
% %   (resolution setting t2) 
  
tclk_a = t1./2; 
  
for i=1:number 
    if t1(i) <= t2(i) 
        tclk_s = t1(i)/4; 
    else 
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        tclk_s = t2(i)/8; 
    end 
end 
  
clk = 1./tclk_s; 
  
Iactive_sync = (390e-6).*clk./1e6;       %base clk = 1 MHz 
tstart_sync = 16*tclk_s;            %wake up time of MSP430 
tsleep_sync = 21*tclk_s; 
Iadc = 30e-6;                       %ADC current 
tadc = 3e-6;                        %length of conversion 
  
Pctrl_sync = Vo.*(Icomp + ILPM4 + (Iactive_sync.*(tstart_sync + t1 + t2 + 
tsleep_sync)./Tp2) + (Iadc.*tadc./Tp2) ); 
Pdelay = 0.5*Cp*Vp*Vp*(1-cos(2*pi*(tdelay+tstart_sync)./Tp2)); 
  
clk = 1./tclk_a; 
  
Iactive_async = (390e-6).*clk./1e6; 
tstart_async = 12.*tclk_a; 
tsleep_async = 12.*tclk_a; 
  
Pctrl_async = Vo.*(Icomp + ILPM4 + (Iactive_async .* (tstart_async + t1 + 
tsleep_async)./Tp2) ); 
 
The above code uses another programmed MATLAB function to determine the transformer 
power losses.  This function is given below. 
 
function [UL_esr, UL_core] = trans_loss_MPP_300(Lm, n, t1, t2, Irms1, Irms2, 
Vp, Cp) 
  
%% constants & setup 
  
% core properties (for small an MPP toroid from Mag-inc.com) 
  
Lm = Lm; 
number = size(Lm,2); 
t1 = t1; 
t2 = t2; 
t_total = t1 + t2; 
large_F = 1./t_total; 
Irms1 = Irms1; 
Irms2 = Irms2; 
Vp = Vp; 
Cp = Cp; 
  
Ac = 0.0906;              % cm^2 
lm = 2.69;              % cm 
u = 300; 
inner_circ = 0.8*pi*0.584;  % inner circumference in cm (w/ some fill factor) 
rho = 1.7e-6;       % resistivity of copper ohm*cm 
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insulation = 8.5e-4;    % thickness of insulation 
MLT = 1.4534; 
  
n = n; 
n1 = sqrt( (Lm .* lm .* 1e8) ./ (0.4 .* pi .* u .* Ac) ); 
n2 = n*n1; 
  
Rlesr1 = zeros(1,number); 
Rlesr2 = zeros(1,number); 
  
wire_diameter1 = zeros(1,number); 
wire_diameter2 = zeros(1,number); 
  
alpha1 = linspace(0.1,0.9,100);     % a range of alphas 
alpha2 = 1 - alpha1; 
  
for i=1:number 
    radius1_x = (alpha1.*inner_circ./2./n1(i)) - insulation; 
    radius2_x = (alpha2.*inner_circ./2./n2(i)) - insulation; 
     
    for k=1:100 
        if radius1_x(k) < 0 
            radius1_x(k) = 1e-9;          % in case the calculated radius is 
less than the insulation thickness 
        end 
        if radius2_x(k) < 0 
            radius2_x(k) = 1e-9; 
        end 
    end 
     
    RLesr1_x = ( rho * n1(i) * MLT ) ./ ( pi .* ( radius1_x ).^2 ); 
    RLesr2_x = ( rho * n2(i) * MLT ) ./ ( pi .* ( radius2_x ).^2 ); 
  
    UL_esr1_x = t_total(i).*RLesr1_x.*(Irms1(i)^2); 
    UL_esr2_x = t2(i).*RLesr2_x.*(Irms2(i)^2); 
    UL_esr_x = UL_esr1_x + UL_esr2_x; 
    [minimum location] = min(UL_esr_x);       % returns the location in the 
alpha array minimizes Lesr loss 
     
    RLesr1(i) = RLesr1_x(location); 
    RLesr2(i) = RLesr2_x(location); 
    wire_diameter1(i) = (2*radius1_x(location)) + insulation; 
    wire_diameter2(i) = (2*radius2_x(location)) + insulation; 
end 
  
UL_esr1 = t_total.*RLesr1.*(Irms1.^2); 
UL_esr2 = t2.*RLesr2.*(Irms2.^2); 
UL_esr = UL_esr1 + UL_esr2; 
  
delta_B = Vp.*sqrt(Lm.*Cp).*1e5./n1./Ac./2;  % flux per cycle in kilogauss 
UL_core_x = 1.*((delta_B./2).^2.27).*((large_F./1000).^1.64); 
UL_core_y = UL_core_x .* Ac .* lm ./ 1000; 
UL_core = UL_core_y./large_F; 
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C.7 – C/C++ Code for MSP430 Microcontroller Operation with SECE 
Flyback Converter 
The C/C++ code below is for the adaptive SECE energy scavenging algorithm described in 
Chapter 6.  Note that the code below has a shorter look-up table than that used in experiments. 
 
#include "msp430x22x4.h" 
 
// MSP430 performing uncalibrated SECE 
// Stay in LPM4 and use DCO clock to generate t1 and/or t2, then return to 
LPM4 
 
unsigned int i = 0;   // loop counter 
unsigned int t1 = 0;   // set t1 through case 
unsigned int t_total = 0; 
unsigned int t_A = 0; 
unsigned int dead = 0; 
unsigned int SYNC = 0; 
 
 
void main(void) 
{ 
  WDTCTL = WDTPW + WDTHOLD;                  // Stop watchdog timer 
  P1DIR = 0xFF;                              // All P1.x outputs 
  P1OUT = 0;                                 // All P1.x reset 
  P2DIR = 0xFF;                              // All P2.x outputsyeah 
  P2OUT = 0;                                 // All P2.x reset 
  P3DIR = 0xFF;                              // All P3.x outputs 
  P3OUT = 0;                                 // All P3.x reset 
  P4DIR = 0xFF;                              // All P4.x outputs 
  P4OUT = 0;                                 // All P4.x reset   
   
  // setup VLO and DCO timing 
   
  IFG1 &= ~OFIFG;     // Clear OSCFault flag 
   
  DCOCTL = DCO2 + DCO0; 
  BCSCTL1 = RSEL3; 
  BCSCTL2 |= SELM_1 + DIVM_0 + DIVS_0;       // MCLK & SMCLK = DCO/1 
    
  // setup timer for Q1G and Q2G 
 
  t1 = 11; 
  t_total = 32; 
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  t_A = 23; 
  dead = 1; 
  sync = 1; 
   
  P4DIR |= BIT1 + BIT2;                            // P4.1 & P4.2 
  P4SEL |= BIT1 + BIT2;                            // P4.1 & P4.2 TBx options 
  
  TBCCR0 = t_total - 1; // PWM Period 
  TBCCTL1 = OUTMOD_7;   // TBCCR1 reset/set 
  TBCCR1 = t1;          // TBCCR1 PWM duty cycle, the 4 to compensate for 
PSEL4 
  TBCCTL2 = OUTMOD_3; 
  TBCCR2 = t1 + dead; 
  TBCTL = CNTL_3 + TBSSEL_2 + MC_1;  // ACLK, up mode 
    
  TACCR0 = t_A - 1; 
  TACTL = CNTL_3 + TASSEL_2 + MC_1 + TAIE; 
 
   
  // setup external trigger interrupt P2.2 
   
  P2DIR &= ~(BIT2);    // P2.2 input 
  P2IE |= BIT2;        // P2.2 interrupt enabled 
  P2IES &= ~(BIT2);    // P2.2 low/high edge 
  P2IFG &= ~(BIT2);    // P2.2 flag cleared 
   
  // ADC BLOCK (setup P2.0 for ADC in too) 
    
  P2DIR &= ~(BIT0);   // P2.0 input 
  P2SEL |= BIT0;   // P2.0 ADC in 
  // Set Ref: Vcc -> Vss, S&H 4 Clks, Set sampling time, turn on ADC10 
  ADC10CTL0 = SREF_0 + ADC10SHT_0 + ADC10SR + ADC10ON; 
  // Sample A0 (P2.0), use ADC10SC bit, 1_ch_1_conv 
  ADC10CTL1 = INCH_0 + SHS_0 + CONSEQ_0;             
  ADC10AE0 = BIT0;   // A0 enable 
 
  P1DIR |= BIT0;   // Vdd_PK or ADCCLKouton 
  P1OUT |= BIT0;   // on constantly 
  P1SEL |= BIT0;   // ADCClkouton 
 
  // Pre-start initialization 
 
  TACTL &= ~(MC_1); 
  TAR = 0; 
 
  TBCTL &= ~(MC_1); 
  TBR = 0; 
   
  TBCCTL0 = 0; 
  TBCCR0 = 0; 
     
  __bis_SR_register(LPM4_bits + GIE);     // Enter LPM4, enable interrupts  
          
  while(1) 
  { 
   vin_adc = ADC10MEM; 
          ADC10CTL0 &= ~ENC 
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          if (vin_adc < 100) 
          { 
          P4DIR |= BIT2; 
          P4OUT &= ~(BIT2);         // Q2 off contantly 
          i = 20; 
          __bis_SR_register(LPM4_bits + GIE);  // Enter LPM4, enable 
interrupts 
          } 
          else if (vin_adc < 200) 
          { 
          t_total = 32; 
          TBCCR0 = t_total - 1; 
   TACTL |= MC_1; 
     TBCTL |= MC_1; 
     P4SEL |= BIT1 + BIT2;                // P4.1 &P4.2 - TBX option 
     __bis_SR_register(LPM4_bits + GIE);  // Enter LPM4, enable interrupts           
          } 
          else 
          { 
          t_total = 37; 
          TBCCR0 = t_total - 1; 
   TACTL |= MC_1; 
     TBCTL |= MC_1; 
     P4SEL |= BIT1 + BIT2;                // P4.1 &P4.2 - TBX option 
     __bis_SR_register(LPM4_bits + GIE);  // Enter LPM4, enable interrupts 
          } 
  } 
} 
 
// Port 2 interrupt service routine 
#pragma vector=PORT2_VECTOR 
__interrupt void Port_2(void) 
{ 
        if (i == 0 && SYNC == 0) 
        {     
        ADC10CTL0 |= ENC + ADC10SC;            // sample-conversion enabled 
   P2IFG = 0;                             // P2.2 IFG cleared 
        _bic_SR_register_on_exit(LPM4_bits); 
        } 
        else 
        { 
        i = i - 1; 
        __bis_SR_register(LPM4_bits + GIE);  // Enter LPM4, enable interrupts 
        } 
} 
 
 
 
